Copyright © 2007, Hitachi, Ltd.

SSBLOG SECTION

Copyright © 2007, Hitachi, Ltd.

Contents

SSBLOG01-10 1. Introduction

SSBLOG02-10 2. Classification of Internal SSB

SSBLOG03-10 3. Common information description

SSBLOG04-10 4. Host SSB information and internal SSB format-depended information description
SSBLOG04-10 4.1 24-byte type SSB
SSBLOG04-40 4.2 32-byte type SSB
SSBLOG04-60 4.3 SCSI host report format SSB

SSBLOG05-10 5. Format-depended information description
SSBLOG05-20 • Byte27 = 0X (X ≠ 8/A:System/Program Check)
SSBLOG05-70 • Byte27 = 08 (Reset Notification)
SSBLOG05-90 • Byte27 = 0A (Bus out parity check/Overrun on LCP interface (Byte3A:b4 = 1))
SSBLOG05-100 • Byte27 = 10 (Intervention required)
SSBLOG05-120 • Byte27 = 1X (Drive report error)
SSBLOG05-140 • Byte27 = 3F (Reset Allegiance)
SSBLOG05-160 • Byte27 = 4X (Data check)
SSBLOG05-190 • Byte27 = 6X (Statistics)
SSBLOG05-210 • Byte27 = 74 & Byte40 : Bit7 = 0 (FPC Detected Failure : DSP)
SSBLOG05-230 • Byte27 = 74 & Byte40 : Bit7 = 1 (FPC Detected Failure : FBP)
SSBLOG05-250 • Byte27 = 81 & Byte34:b4-7 = 0 (Shared Memory Failure)
SSBLOG05-280 • Byte27 = 81 Byte40-7F(MICRO ERROR, MPA INTERNAL ERROR)(Byte28[bit2-3]=x‘00’)
SSBLOG05-320 • Byte27 = 81 Byte40-7F(SM ERROR)(Byte28[bit2-3]=x‘01’)
SSBLOG05-360 • Byte27 = 81 Byte40-7F(SHSN ERROR)(Byte28[bit2-3]=x‘10’)
SSBLOG05-400 • Byte27 = 81 Byte40-7F(DMA ERROR)(Byte28[bit2-3]=x‘11’)
SSBLOG05-440 • Byte27 = 81 & Byte34:bit4-7 = 3 (CHK3 Reset)
SSBLOG05-460 • Byte27 = 88 & Byte34:b4-7=A & Byte28 = 01 (LCP Failure: CHK-2/ADP I/F Error)
SSBLOG05-480 • Byte27 = 88 & Byte34:b4-7 = A & Byte28 = 02 (LCP Failure: Link Receive Error)
SSBLOG05-500 • Byte27 = 88 & Byte34:b4-7 = A & Byte28 = 0C (LCP Failure: Long Write Data)
SSBLOG05-520 • Byte27 = 88 & Byte34:b4-7 = A & Byte28 = 0E (LCP Failure: Timeout)
SSBLOG05-540 • Byte27 = 88 & Byte34:b4-7 = A & Byte28 ≠ 01/02/0C/0E (LCP Failure: Others)

Copyright © 2007, 2008, Hitachi, Ltd.

SSBLOG05-560 • Byte27 = 89 & Byte0D Bit2 = 0 (ESCON/FICON CHA CHK2)
SSBLOG05-570 • Byte27 = 89 & Byte0D Bit2 = 1 (FIBRE CHA CHK2)
SSBLOG05-580 Byte27 = 89 (CHA CHK2) Byte28-31 Detail
SSBLOG05-580 (1) Byte28 = 01
SSBLOG05-590 (2) Byte28 = 02
SSBLOG05-600 (3) Byte28 = 20/28/A0/A8
SSBLOG05-610 (4) Byte28 = 30/B0
SSBLOG05-620 (5) Byte28 = 40
SSBLOG05-630 (6) Byte28 = 48 (DMA/PMA Error)
SSBLOG05-640 (7) Byte28 = 48 (CDMA Error)
SSBLOG05-650 (8) Byte28 = 60
SSBLOG05-660 (9) Byte28 = 6F
SSBLOG05-670 (10) Byte28 = 70
SSBLOG05-680 (11) Byte28 = 71
SSBLOG05-690 (12) Byte28 = 7F
SSBLOG05-700 Byte27 = 89 (CHA CHK2) Byte40-7F Detail
SSBLOG05-700 (1) Byte28 = 01/02 and Byte42 = 58/59
SSBLOG05-710 (2) Byte28 = 01/02 and Byte42 ≠ 58/59
SSBLOG05-720 (3) Byte28 = 20/28/A0/A8 (DMA Error)
SSBLOG05-760 (4) Byte28 = 20/28/A0/A8 (PMA Error)
SSBLOG05-800 (5) Byte28 = 30/B0 (CDMA Error)
SSBLOG05-840 (6) Byte28 = 48 (DMA0/CCW Error)
SSBLOG05-880 (7) Byte28 = 48 (DMA1 Error)
SSBLOG05-920 (8) Byte28 = 48 (PMA Error)
SSBLOG05-960 (9) Byte28 = 48 (CDMA Error)
SSBLOG05-1000 (10) Byte28 = 40 (DMA Error)
SSBLOG05-1040 (11) Byte28 = 40 (PMA Error)
SSBLOG05-1080 (12) Byte28 = 40 (CDMA Error)
SSBLOG05-1120 (13) Byte28 = 60/6F/70/71/7F
SSBLOG05-1160 • Byte27 = 8A (FCA CHK2)
SSBLOG05-1170 Byte27 = 8A (FCA CHK2) Byte28-31 Detail
SSBLOG05-1180 Byte27 = 8A (FCA CHK2) Byte40-7F Detail
SSBLOG05-1180 (1) Byte28 = 10
SSBLOG05-1220 (2) Byte28 = 11
SSBLOG05-1260 (3) Byte28 = 20
SSBLOG05-1300 (4) Byte28 = 21
SSBLOG05-1340 (5) Byte28 = 30
SSBLOG05-1380 (6) Byte28 = 40
SSBLOG05-1400 (7) Byte28 = 50
SSBLOG05-1410 (8) Byte28 = 51

Copyright © 2007, Hitachi, Ltd.

SSBLOG05-1420 • Byte27 = 8B (DRR CHK2)
SSBLOG05-1430 Byte27 = 8B (DRR CHK2) Byte28-31 Detail
SSBLOG05-1430 (1) Byte28 = 10 or 13 or 21 or 23
SSBLOG05-1440 (2) Byte28 = 11 or 20 or 22 or 40
SSBLOG05-1450 (3) Byte28 = 21
SSBLOG05-1460 (4) Byte28 = 30
SSBLOG05-1470 (5) Byte28 = 31
SSBLOG05-1480 (6) Byte28 = 32
SSBLOG05-1490 (7) Byte28 = 36
SSBLOG05-1500 (8) Byte28 = 37
SSBLOG05-1510 (9) Byte28 = 38
SSBLOG05-1520 (10) Byte28 = A0
SSBLOG05-1530 Byte27 = 8B (DRR CHK2) Byte40-7F Detail
SSBLOG05-1530 (1) Byte28 ≠ 30, 31, 36, 37
SSBLOG05-1570 (2) Byte28 = 30
SSBLOG05-1610 (3) Byte28 = 36
SSBLOG05-1650 (4) Byte28 = 37
SSBLOG05-1690 • Byte27 = 8C (SVP Failure:SVP (PC))
SSBLOG05-1710 Byte27 = 8C (SVP Failure) Byte28-35, 40-7F detail
SSBLOG05-1710 (1) Logical inconsistency / HEEP / File / LAN / Windows failure / SVP message / Router failure / Disable SVP reboot / Stop SSB overwrite / Stop SSBS overwrite / Flash memory failure / Battery failure / Delay of time / Warning of a stack / Single task error / SVP launcher error / SVP reboot / SVP reboot (WSAENOBUF) / Standby SVP fail / SVP fail over / SVP change refusal / Ip address setting error / Subnet mask setting error / Virus detection error / SVP environment error / Situation observation error / Dummy PS/Off starting (normal)
SSBLOG05-1730 (2) SSVP failure
SSBLOG05-1740 (3) CUDG detected error
SSBLOG05-1800 (4) BOOT detected error

Copyright © 2007, Hitachi, Ltd.

SSBLOG05-1810	• Byte27 = 8D (Power Failure)
SSBLOG05-1830	Byte27 = 8D (Power Failure) Byte28-31 detail
SSBLOG05-1860	• Byte27 = 8E & Byte34 = X0 & Byte28 = 20 (CHK1A)
SSBLOG05-1920	• Byte27 = 8E & Byte34 = X0 & Byte28 = 40/50 (CHK1B)
SSBLOG05-1990	• Byte27 = 8E & Byte34 = X0 & Byte28 = 41/51 (CHK1B)
SSBLOG05-2060	• Byte27 = 8E & Byte34 = X0 & Byte28 = 43 (CHK1B)
SSBLOG05-2120	• Byte27 = 8E & Byte34 = X0 & Byte28 = 44 (CHK1B)
SSBLOG05-2180	• Byte27 = 8E & Byte34 = X0 & Byte28 = 42/45/46/48/52/55/56/58 (CHK1B)
SSBLOG05-2310	• Byte27 = 8E & Byte34 = X0 & Byte28 = 47 (CHK1B)
SSBLOG05-2370	• Byte27 = 8E & Byte34 = X0 & Byte28 = 49 (CHK1B)
SSBLOG05-2430	• Byte27 = 8E & Byte34 = X0 & Byte28 = 4A (CHK1B)
SSBLOG05-2490	• Byte27 = 8E & Byte34 = X0 & Byte28 = 60/70 (CHK1B)
SSBLOG05-2560	• Byte27 = 8E & Byte34 = X0 & Byte28 = 61/71 (CHK1B)
SSBLOG05-2630	• Byte27 = 8E & Byte34 = X0 & Byte28 = 62 (CHK1B)
SSBLOG05-2690	• Byte27 = 8E & Byte34 = X0 & Byte28 = 63/73 (CHK1B)
SSBLOG05-2760	• Byte27 = 8E & Byte34 = X0 & Byte28 = 64/65/74/75 (CHK1B)
SSBLOG05-2850	• Byte27 = 8E & Byte34 = X0 & Byte28 = 66/76 (CHK1B)
SSBLOG05-2920	• Byte27 = 8E & Byte34 = X0 & Byte28 = 67/77 (CHK1B)
SSBLOG05-2990	• Byte27 = 8E & Byte34 = X0 & Byte28 = 68 (CHK1B)
SSBLOG05-3050	• Byte27 = 8E & Byte34 = X0 & Byte28 = 6A/7A (CHK1B)
SSBLOG05-3120	• Byte27 = 8E & Byte34 = X0 & Byte28 = 7B (CHK1B)
SSBLOG05-3180	• Byte27 = 8E & Byte34 = X0 & Byte28 = F0 (WCHK1)
SSBLOG05-3190	• Byte27 = 8E & Byte34:bit4-7=1 (Selective Reset)
SSBLOG05-3220	• Byte27 = 8E & Byte34:bit4-7=3 (Wait SENSE Timeout)
SSBLOG05-3240	• Byte27 = 8E & Byte34:bit4-7=5 (CHK1B Reset)
SSBLOG05-3260	• Byte27 = 8E & Byte34:bit4-7=6 (DKC Internal Reset)
SSBLOG05-3280	• Byte27 = 8E & Byte34:bit4-7=7 (LCP Internal Reset)
SSBLOG05-3300	• Byte27 = 8E & Byte34:bit4-7=8 (Force Reset)
SSBLOG05-3320	• Byte27 = 8E & Byte34:bit4-7=9 (Logical Inconsistency Reset)
SSBLOG05-3340	• Byte27 = 8F (Logical Inconsistency)
SSBLOG05-3360	• Byte27 = 9F (Trace data/Log data)
SSBLOG05-3380	• Byte27 = EC (Environment Monitor Detected DKC Failure)
SSBLOG05-3410	• Byte27 = EE (Environment Monitor Detected DKU Failure)
SSBLOG05-3440	• Byte27 = F0 (Operation Terminated)
SSBLOG05-3460	• Byte27 = F1 (Micro-program Detected Cache Failure)
SSBLOG05-3480	• Byte27 = F2 (CACHE CHK2)
SSBLOG05-3490	Byte27 = F2 (CACHE CHK2) Byte28-31 Detail
SSBLOG05-3500	Byte27 = F2 (CACHE CHK2) Byte40-4D Detail
SSBLOG05-3510	Byte27 = F2 (CACHE CHK2) Byte4E-7F Detail
SSBLOG05-3510	(1) Byte28 = 1x, 3x, Ax
SSBLOG05-3550	(2) Byte28 = 5x, 7x, Bx
SSBLOG05-3590	(3) Byte28 = 8x, 9x
SSBLOG05-3630	• Byte27 = F5 (Remote Copy Paths Removed/Restored)

Copyright © 2007, Hitachi, Ltd.

SSBLOG05-3650 • Byte27 = F6 (CFW Access not Authorized)
SSBLOG05-3670 • Byte27 = FA (NVS Terminated)
SSBLOG05-3690 • Byte27 = FB (HRC Pair suspend)
SSBLOG05-3710 • Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support)
SSBLOG05-3730 Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information
SSBLOG05-3730 (1) Byte28 = 01 : DXBF correctable error
SSBLOG05-3740 (2) Byte28 = 02 : ECMA warning
SSBLOG05-3750 (3) Byte28 = 04 : SMA warning
SSBLOG05-3760 (4) Byte28 = 06/07/08/09 : Three SM DISABLE lines inconsistent
SSBLOG05-3770 (5) Byte28 = 10 : SMA slave error
SSBLOG05-3780 (6) Byte28 = 11 : MPA slave error
SSBLOG05-3790 (7) Byte28 = 12 : SMA SCINT error
SSBLOG05-3800 (8) Byte28 = 13 : SMA BCINT error
SSBLOG05-3810 (9) Byte28 = 20 : FSW HBC BUS test
SSBLOG05-3820 (10) Byte28 = 40 : Abnormal DC Voltage CTL warning
SSBLOG05-3830 (11) Byte28 = 41 : Abnormal CEMODE warning
SSBLOG05-3840 (12) Byte28 = 42 : Abnormal CEDT0 warning
SSBLOG05-3850 (13) Byte28 = 80 : MHUB correctable error
SSBLOG05-3860 (14) Byte28 = 81 : DHUB DDR warning
SSBLOG05-3870 (15) Byte28 = 82 : FCA warning
SSBLOG05-3880 (16) Byte28 = 83 : DCMA warning
SSBLOG05-3890 (17) Byte28 = 84 : CARB memory warning
SSBLOG05-3900 (18) Byte28 = 85 : PCI warning
SSBLOG05-3910 (19) Byte28 = 86 : OHUB correctable error
SSBLOG05-3920 (20) Byte28 = 87 : ESA correctable error
SSBLOG05-3930 (21) Byte28 = B0 : CARB warning
SSBLOG05-3940 (22) Byte28 = B1 : CMA ERROR
SSBLOG05-3950 (23) Byte28 = C0/C2/C3 : SFP warning
SSBLOG05-3960 Byte 40-7F Common detail information : Type1
SSBLOG05-4000 Byte 40-7F Common detail information : Type2
SSBLOG05-4040 Byte 40-7F Common detail information : Type3
SSBLOG05-4080 Byte 40-7F Common detail information : Type4
SSBLOG05-4120 Byte 40-7F Common detail information : Type5
SSBLOG05-4160 Byte 40-7F Common detail information : Type6
SSBLOG05-4200 Byte 40-7F Common detail information : Type7
SSBLOG05-4240 Byte 40-7F Common detail information : Type8
SSBLOG05-4280 Byte 40-7F Common detail information : Type9
SSBLOG05-4320 Byte 40-7F Common detail information : Type10
SSBLOG05-4360 Byte 40-7F Common detail information : Type11
SSBLOG05-4400 Byte 40-7F Common detail information : Type12

Copyright © 2007, Hitachi, Ltd.

SSBLOG05-4440	Byte 40-7F Common detail information : Type13
SSBLOG05-4480	Byte 40-7F Common detail information : Type14
SSBLOG05-4520	Byte 40-7F Common detail information : Type15
SSBLOG05-4560	Byte 40-7F Common detail information : Type16
SSBLOG05-4600	Byte 40-7F Common detail information : Type17
SSBLOG05-4640	Byte 40-7F Common detail information : Type18
SSBLOG05-4680	Byte 40-7F Common detail information : Type19
SSBLOG05-4720	Byte 40-7F Common detail information : Type20
SSBLOG05-4760	Byte 40-7F Common detail information : Type21
SSBLOG05-4800	• Byte0D : Bit1 = 1 & Byte36-37 = 08C1 (Machine Condition Exception)
SSBLOG05-4820	• Byte0D : Bit1 = 1 & Byte36-37 = 0212 (Command Sequence Exception: Incomplete Domain)
SSBLOG05-4840	• Byte0D : Bit1 = 1 & Byte36-37 = 4XXX (Data exception)
SSBLOG05-4870	• Byte36 = 6F (Subsystem Information)
SSBLOG05-4890	• Byte36 : Bit0-3 = D & Byte26 : Bit4-7 = 1 & Byte27 : Bit0-2 = 7 & Byte40 : Bit7 = 0 (FPC Detected Failure : DSP)
SSBLOG05-4910	• Byte36 : Bit0-3 = D & Byte26 : Bit4-7 = 1 & Byte27 : Bit0-2 = 7 & Byte40 : Bit7 = 1 (FPC Detected Failure : FBP)
SSBLOG05-4940	• Byte36 : Bit0-3 = D & Byte26 : Bit4-7 = 1 & Byte27 : Bit0-2 = 0 (Drive Detected Failure : DSP)
SSBLOG05-4960	• Byte36 : Bit0-3 = E & Byte2C : Bit0-7 ≠ 5X/6X (Drive Detected Failure : DSP)
SSBLOG05-4980	• Byte36 = E0 & Byte2C = 5X/6X & Byte20 : Bit3 = 1 (LDEV blockade/Pin VOL detected/Write inhibited)
SSBLOG05-5000	• Byte36-37 = E210 & Byte 2C = 5X/6X & Byte20 : Bit1 = 1 (Intervention requested : LDEV not ready)
SSBLOG05-5020	• Byte26 : Bit4-7 = F & Byte3C = F1 (DKC SIM)
SSBLOG05-5050	• Byte26 : Bit4-7 = F & Byte3C = F2 (CACHE SIM)
SSBLOG05-5080	• Byte26 : Bit4-7 = F & Byte3C = FE (Device SIM)
SSBLOG05-5100	• Byte26 : Bit4-7 = F & Byte3C = FF (Media SIM)

Copyright © 2007, Hitachi, Ltd.

1. Introduction

The internal SSB (SSB Log) information is presented as either 24-byte compatibility SSB format or ECKD 32-byte SSB format. The 24-byte SSB is used for DKC and the 32-byte SSB is used for DKU.

The internal SSB is divided into the following sections:

- Internal SSB common information
  This information is used for SSB management, and same for all formats.

- External SSB information presented to host.
  This is 32 bytes sense information presented to host as SSB.

- Format-dependent information
  This is auxiliary information for error analysis.

See Fig. 1-1 and Fig. 1-2.

Note: The byte offset in SSB logs is described in hexadecimal number.
This section is corresponding to SSB log on SVP.
If you want to know about SSB which was reported to host, you should see SSB section.

Copyright © 2007, 2008, Hitachi, Ltd.

	SSB Pointer (4 bytes)		← Out of description in the manual
	Reserved (28 bytes)		← Out of description in the manual
00 | 05	Time stamp		Internal SSB common information
06	Format Message		
07	MP number		
08 09	System error code		
0A 0B	JCB#		
0C	REQ ID		
0D	SSB type		
0E	Valid flag		
0F	SSB type		
10	JCB ID		
11	LDEV# high (Logical DKC#)		
12 13	LDEV# low (LDEV# in Logical DKC)		
14	CDEV#		
15	RDEV#		
16 17	Internal SSB log number		
18 19	Related failure log number		
1A 1B	Related SIM log number		
1C 1D	Related SSB log number		
1E	Reserved area		
1F	SCB (SSB control block)		
20 | 26	Byte 0 ~ 6 of 24 byte formatted SSB reported to host		Same as a SSB reported to host
27	Format	Message	
28 | 37	Byte 8 ~ 23 of 24 byte formatted SSB reported to host		
38 | 3F	Byte 24 ~ 31 of 24 byte formatted SSB reported to host		
40 | 7F	Free area		Format-dependent information of internal SSB

Fig. 1-1 Outline of 24-byte Format Internal SSB

Copyright © 2007, 2008, Hitachi, Ltd.

	SSB Pointer (4 bytes)	← Out of description in the manual
	Reserved (28 bytes)	← Out of description in the manual
00 | 05	Time stamp	
06	Format Message	
07	MP number	
08 09	System error code	
0A 0B	JCB#	
0C	REQ ID	
0D	SSB type	
0E	Valid flag	
0F	SSB type	
10	JCB ID	
11	LDEV# high (Logical DKC#)	Internal SSB common information
12 13	LDEV# low (LDEV# in Logical DKC)	
14	CDEV#	
15	RDEV#	
16 17	Internal SSB log number	
18 19	Related failure log number	
1A 1B	Related SIM log number	
1C 1D	Related SSB log number	
1E	Reserved area	
1F	SCB (SSB control block)	
20 | 25	Byte 0 ~ 6 of 32 byte formatted SSB reported to host	
26	Format	
27 | 35	Byte 7 ~ 23 of 32 byte formatted SSB reported to host	Same as a SSB reported to host
36	Exception Class / Exception Code	
37		
38 | 3F	Byte 24 ~ 31 32 byte formatted of SSB reported to host	
40 | 7F	Free area	Format-dependent information of internal SSB

Fig. 1-2 Outline of 32-byte Format Internal SSB

Copyright © 2007, 2008, Hitachi, Ltd.

	SSB Pointer (4 bytes)	← Out of description in the manual
	Reserved (28 bytes)	← Out of description in the manual
00 | 05	Time stamp	Internal SSB common information
06	Format Message	
07	MP number	
08 09	System error code	
0A 0B	JCB#	
0C	REQ ID	
0D	SSB type	
0E	Valid flag	
0F	SSB type	
10	JCB ID	
11	LDEV# high (Logical DKC#)	
12 13	LDEV# low (LDEV# in Logical DKC)	
14	CDEV#	
15	RDEV#	
16 17	Internal SSB log number	
18 19	Related failure log number	
1A 1B	Related SIM log number	
1C 1D	Related SSB log number	
1E	Reserved area	
1F	SCB (SSB control block)	
20 | 3F	Byte 0 to 31 of SCSI host reported format SSB	
40 | 7F	Byte 32 to 95 of SCSI host reported format SSB	

Fig. 1-3 Overview of SCSI Host Report Format Internal SSB

Copyright © 2007, Hitachi, Ltd.

2. Classification of Internal SSB

The internal SSB is classified as the following figure, and Fig. 2-1 for detail.



Copyright © 2007, 2011, Hitachi, Ltd.



*: For DKU86I (IBM 3380 emulation mode) only.

Fig. 2-1 Search method for SSB tables (1/5)

Copyright © 2007, 2011, Hitachi, Ltd.



Fig. 2-1 Search method for SSB tables (2/5)

Copyright © 2007, 2011, Hitachi, Ltd.



Fig. 2-1 Search method for SSB tables (3/5)

Copyright © 2007, 2011, Hitachi, Ltd.



Fig. 2-1 Search method for SSB tables (4/5)

Copyright © 2007, 2011, Hitachi, Ltd.



Fig. 2-1 Search method for SSB tables (5/5)

Copyright © 2007, 2008, Hitachi, Ltd.

3. Common information description

	0	1	2	3	4	5	6	7
00	Time Stamp							
01								
02								
03								
04								
05								
06	Format Message							
07	Processor ID							
08	System Error Code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host RSP	SVP RSP	Force Log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB (SSB Control Block)							
20	Host SSB Information							
|								
|								
3F								
40	Internal SSB Format-Dependent Information							
|								
|								
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Common Information (1/2)

Byte	Bit	Meaning	Remarks
00 - 05		Time stamp The time error occurred	
06		Format Message	
07		Processor number (Internal ID) x‘00’ - x‘7F’ : CHA0x00 – 0x7F x‘80’ - x‘BF’ : DKA0x80 – 0xBF	
08 - 09		System error code	
	0 - 7	Module ID	
	8 - 15	Routine ID	
0A - 0B		JCB#	
0C		REQ ID	
0D		SSB type	
	0	24Byte type flag 0: Invalid 1: 24Byte type SSB	
	1	32Byte type flag 0: Invalid 1: 32Byte type SSB	
	2	Flag for SCSI host processor detected the error 0: SSB detected by CHA and DKA 1: SSB detected by CHS	
	3	Remote copy flag 0: Invalid 1: Remote copy valid	
	4	Separately stored log flag 0: General log 1: Separately stored log	
	5	Host report flag 0: Pending 1: Reported	
	6	SVP report flag 0: Pending 1: Reported	
	7	Forcible log flag 0: Normal 1: Forcibly ejected log	

Copyright © 2007, 2008, Hitachi, Ltd.

Common Information (2/2)

Byte	Bit	Meaning	Remarks
0E		Valid flag	
	0	LDEV number valid or invalid 0: Invalid 1: Valid	
	1	PDEV number valid or invalid 0: Invalid 1: Valid	
	2	SSB number valid or invalid 0: Invalid 1: Valid	
	3	Related failure log number valid or invalid 0: Invalid 1: Valid	
	4	Related SIM log number valid or invalid 0: Invalid 1: Valid	
	5	Related SSB log number valid or invalid 0: Invalid 1: Valid	
	6	PK information valid or invalid 0: Invalid 1: Valid	
	7	Reserved	
0F		SSB type	
	0	HRC type SSB flag 0: Sync HRC SSB 1: Semi Sync HRC SSB	
	1	RCU SIM flag 0: Invalid 1: RUC SIM flag	
	2 - 7	Reserved	
10		JCB ID	
11		LDEV# high (Logical DKC#)	
12 - 13		LDEV# low (LDEV# in Logical DKC)	
14		CDEV#	
15		RDEV#	
16 - 17		Internal SSB log number	
18 - 19		Related Failure log number	
1A - 1B		Related SIM log number	
1C - 1D		Related SSB log number	
1E		Reserved area	
1F		SSB control block Use when assemble BASIC SSB of Host SSB. See “SSB Key Code” table.	

Copyright © 2007, Hitachi, Ltd.

SSB Key Code (1/4)

Code	Basic SSB	Meaning	Remarks
00	000000	Dummy SSB	
01	800000	Command reject (A program error or invalid link between BAD and ALT)	
02	400000	Intervention required (An addressed device is offline or not connect)	
03	200000	Bus out check (Channel bus out parity error)	
04	100000	Equipment check (Equipment check in subsystem)	
05	080000	Data check (Uncorrectable: retry failed or retry inhibited)	
06	040000	Overrun (Command retry failed when service overrun occurred)	
07	004000	Invalid track format (Track capacity over or track format error)	
08	002000	End of cylinder (A multi track operation outside LOCATE domain)	
09	000800	No record found	
0A	000400	File protected (A seek or multi track operation violates the file mask or extent)	
0B	100200	Equipment check and write inhibited (A write command on the write inhibited path by a DIAG CTL command)	
0C	080040	Data check and correctable (The retry succeeded for data check in PCI fetch mode)	
0D	000020	First log mode error	Not used
0E	800400	Command rejected and file protected (A multi track operation outside primary track)	
0F	800200	Command reject and write inhibited	Not used

Copyright © 2007, Hitachi, Ltd.

SSB Key Code (2/4)

Code	Basic SSB	Meaning	Remarks
10	108000	Equipment check and permanent error (A retry failed for the equipment check)	
11	088000	Data check and permanent error (A retry failed for the data check)	
12	009010	SIM (DKC SIM or Cache SIM)	
13	000000	Reserved	
14	000104	Imprecise ending (This error is for a previously completed CCW)	
15	800104	Command reject and imprecise ending	
16	400104	Intervention required and imprecise ending	
17	200104	Bus out check and imprecise ending	
18	100104	Equipment check and imprecise ending	
19	080104	Data check and imprecise ending	
1A	040104	Overrun and imprecise ending	
1B	004104	Invalid track format and imprecise ending	
1C	002104	End of cylinder and imprecise ending	
1D	000904	No record found and imprecise ending	
1E	000504	File protected and imprecise ending	
1F	100304	Equipment check and write inhibited and imprecise ending	

Copyright © 2007, Hitachi, Ltd.

SSB Key Code (3/4)

Code	Basic SSB	Meaning	Remarks
20	080144	Equipment check and correctable and imprecise ending	
21	000124	First log mode error and imprecise ending	Not used
22	800504	Command reject and file protected and imprecise ending	
23	800304	Command reject and write inhibited and imprecise ending	
24	108104	Equipment check and permanent error and imprecise ending	
25	088104	Data check and permanent error and imprecise ending	
26	009114	SIM and imprecise ending	Not used
27	000000	Reserved	
28	808000	Command reject and permanent error	
29	00C000	Permanent error and invalid track format	
2A	008800	Permanent error and request inhibit write	
2B	088200	Data check and permanent error and write protected	
2C	000000	Reserved	
2D	000000	Reserved	
2E	000000	Reserved	
2F	000000	Reserved	

Copyright © 2007, Hitachi, Ltd.

SSB Key Code (4/4)

Code	Basic SSB	Meaning	Remarks
30	000000	Reserved	
31	000000	Reserved	
32	010000	Incomplete domain (Received commands < LOCATE command parameter)	
33	804000	Command reject and invalid track format (A TLF mismatch in CKD conversion mode)	
34	000000	Reserved	
35	100010	Equipment check and environmental data present (Status change pending)	
36	800010	Command reject and environmental data present	
37	000000	Reserved	
38	000000	Reserved	
39	000000	Reserved	
3A	000000	Reserved	
3B	000000	Reserved	
3C	000000	Reserved	
3D	000000	Reserved	
3E	000000	Reserved	
3F	000000	Reserved	

Copyright © 2007, Hitachi, Ltd.

4. Host SSB information and internal SSB format-depended information description

4.1 24-byte type SSB

	0	1	2	3	4	5	6	7	
00 | 05	Internal SSB common Information								
20	Command reject	Intervention REQ	Bus out check	Equipment check	Data check	Overrun	Unused	Incomplete domain	Basic SSB
21	Permanent error	Invalid track FMT	End of cylinder	Operator message	No Record found	File protect	Write inhibit	Imprecise ending	
22	Write INH request	Correctable	1st log mode ERR	Environmen-tal DAT	Unused	Imprecise ending	Not used	Not used	
23	Count								
24	Device address								
25	Cylinder address (low)								
26	Cylinder address (high)				Head address				
27	Format (See next page)				Message (See next page)				
28 | 37	Host SSB Format-depended Information								
38	Log and message control								
39	Program action code								
3A	Dual frame	EDCC mode (1)	Duplex pair (0)	S-volume ERR (0)	Async operation	Serial channel	Report output	Permanent path ERR	*
3B	24Byte SSB (1)	DEV ADR valid	TRK ADR valid	Not used	3380 TRK COMPT (0)	Not used	Storage path number		
3C	Not used								
3D | 3E	Cylinder address								
3F	Head address								
40 | 7F	Internal SSB Format-depended Information								

*: Configuration information

**: Byte 20-27 and byte 38-3F are not certain until DKC reports SSB to Host. So if you want to know the detail, please refer to SSB section.

Copyright © 2007, Hitachi, Ltd.

Format and Message (1/2)

Format	Message	Meaning	
0	0	No message	
	1	Invalid command	
	2	Invalid sequence	
	3	Data short	
	4	Invalid data	
	5	Violate file mask	
	6	Channel disconnect retry	
	7	Invalid retry command	
	8	System reset	
	9	Not used	
	A	Bus of parity check/Overrun	
	B	Invalid link between bad track and alternate track	
	C	Not used	
	D	Not used	
	E	Invalid command to secondary volume	
	F	Invalid status	
1	0	Intervention required	For DKU86I (IBM 3380 emulation mode) only
	1	Not used	
	2	Drive not ready	
	3	Not used	
	4	Drive report error	
	5 ~ F	Not used	
3	0 ~ E	Not used	
	F	Reset allegiance	
4	0	Data check in HA field	For DKU86I (IBM 3380 emulation mode) only
	1	Data check in C field	
	2	Data check in K field	
	3	Data check in D field	
	4	Not used	
	5	PA error	
	6 ~ F	Not used	
6	0 ~ 7	Statistics	
	8 ~ F	Not used	
7	0 ~ 3	Not used	
	4	FPC report error	
	5 ~ 8	Not used	
	9	SCSI bus parity error	
	A ~ F	Not used	

Copyright © 2007, Hitachi, Ltd.

Format and Message (2/2)

Format	Message	Meaning
8	0	Not used
	1	Shared memory failure
	2 ~ 7	Not used
	8	LCP failure
	9	Host adaptor CHK2
	A	Disk adaptor CHK2
	B	DRR failure
	C	SVP failure
	D	Power failure
	E	Processor failure
	F	Micro-program detected error (Logical Inconsistency)
9	0 ~ E	Not used
	F	Micro-program detected error (Trace data/Log data)
E	0 ~ B	Not used
	C	Environmental monitor detected DKC failure
	D	Not used
	E	Environmental monitor detected DKU failure
	F	Not used
F	0	Operation Terminated
	1	Microprogram detected cache failure
	2	Cache failure
	3	Not used
	4	Not used
	5	Remote Copy Paths Removed/Restored
	6	CFW not authorized
	7 ~ 9	Not used
	A	NVS terminated
	B	HRC Pair suspend
	C ~ E	Not used
	F	Cache/Shared memory/M-bus/F-bus/J-bus warning

Copyright © 2007, Hitachi, Ltd.

4.2 32-byte type SSB

	0	1	2	3	4	5	6	7	
00 – 05	Internal SSB common Information								
20	Command reject	Intervention REQ	Not used	Equipment check	Data check	Not used	Not used	Incomplete domain	Basic SSB
21	Permanent error	Invalid TRK FMT	End of cylinder	Operator message	Not used	File protect	Write inhibit	precise ending	
22	EC=0/1/2/3/F:Environmental data present EC=4/6/D/E :Storage control type (x'06':Cache DKC)								
23	Count / Command overrun threshold is exceeded.								
24	Device address								
25	Device type (x'24':DKU871-3)								
26	SSB2/SSB5 valid	SSB4 valid	SSB29-31 valid	Not used	Format				
27 – 37	Host SSB Format-depended Information								
38	Log and message control								
39	Program action code								
3A	Dual frame	EDCC mode (1)	Duplex pair (0)	S-Volume ERR (0)	Async operation	Serial channel	Report output	Permanent path ERR	*
3B	32Byte SSB (0)	Not used	Not used	Not used	3380 TRK COMPT (0)	Not used	Storage path number		
3C	Message code								
3D – 3E	Cylinder address								
3F	Head address								
40 – 7F	Internal SSB Format-depended Information								

*: Configuration information

**: Byte 20-26 and byte 38-3F are not certain until DKC reports SSB to Host. So if you want to know the detail, please refer to SSB section.

Copyright © 2007, Hitachi, Ltd.

Exception Class (Byte36:bit0-3) and Format (Byte26:bit4-7)

Exception Class	Format	Meaning
0	0 ~ 2	Not used
	3	Machine condition exception
	4	I/O Program exception (incomplete Domain)
	5 ~ F	Not used
2	0 ~ E	Not used
	F	DKC SIM
3	0 ~ E	Not used
	F	DKC SIM
4	0	Not used
	1	Data exception (PCI, Permanent)*
	2 ~ E	Not used
	F	Media SIM
5	0 ~ E	Not used
	F	Device SIM/Media SIM
6	0	Not used
	1	Statistics*
	2 ~ F	Not used
C	0 ~ E	Not used
	F	DKC SIM
D	0	Drive detected failure*
	1	FPC detected failure*
	0 ~ E	Not used
	F	DKC SIM
E	0	Drive detected failure/LDEV blockade/PIN VOL detected/ LDEV not ready/Write inhibited*
	1 ~ E	Not used
	F	Device SIM
F	0 ~ E	Not used
	F	DKC SIM/Cache SIM

*: For DKU87I (IBM 3390 emulation mode) only.

Copyright © 2007, Hitachi, Ltd.

4.3 SCSI host report format SSB

	0	1	2	3	4	5	6	7
00 | 1F	Internal SSB common information (*1)							
20	Information byte valid	Error code (0x70)						
21		Segment No (0)						
22	File mark (0)	ECM (0)	ILI (0)	Not in use	Sense key			
23 | 26	Information byte							
27		Additional sense data length (0x58)						
28 | 2B	Command specific information							
2C 2D	Sense code							
2E		Field Replaceable Unit (0)						
2F | 31	Sense key specific information	Sense key specific information						
32 | 7F	Additional sense data valid	Additional sense data						

*1: 0xCX (X=sense key) is set to byte 7 (log type low-order byte). SSB on SVP is indicated as F/M=CX.

Copyright © 2007, Hitachi, Ltd.

Details of SCSI host report format SSB information

Byte	Bit	Description	Setting	Remarks
20	0	Information byte valid/invalid 0: Invalid 1: Valid	CHS command control	
	1 ~ 7	Error code (0x7): Indicates an I/O process error.		
21		Segment No. (0)		
22	0	File mark (0)		
	1	ECM (0)		
	2	ILI (0)		
	3	Not in use		
	4 ~ 7	Sense key: For more details, see “sense keys list”.		
23 ~ 26		Information bytes: LBA related to sense key if information byte is valid.		
27		Additional sense data length (0x58): Indicates sense data length after byte 8 or latter.		
28 ~ 2B		Command specific information		
2C ~ 2D		Sense codes: For more details, see “sense codes list”.		
2E		Field Replaceable Unit (0)		
2F ~ 31	0	Sense key specific information valid/invalid 0: Invalid 1: Valid		
	1 ~ 17	Sense key specific information		
32 ~ 7E	0	Additional sense data valid/invalid 0: Invalid 1: Valid	Error detection source	
	1 ~ END	Additional sense data		

Copyright © 2007, Hitachi, Ltd.

Sense Keys List

Sense key	Description
0	NO SENSE
1	RECOVERED ERROR
2	NOT READY
3	MEDIUM ERROR
4	HARDWARE ERROR
5	ILLEGAL REQUEST
6	UNIT ATTENTION
7	DATA PROTECT
8	BLANK CHECK (Not in use)
9	VENDOR UNIQUE
A	COPY ABORTED
B	ABORTED COMMAND
C	EQUAL (Not in use)
D	VOLUME OVERFLOW
E	MISCOMPARE
F	(RESERVED)

Copyright © 2007, Hitachi, Ltd.

5. Format-depended information description

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 0X (X ≠ 8/A:System/Program Check) (1/3)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	PCB type		Processor ID (Note)					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘0’)				Message (x‘X’:X ≠ 8/A)			
28	Command code (for F/M ≠ F)/Reason code (for F/M=F) (Note 1)							
29	Detail failure information 1 (Note 2)							
2A								
2B								
2C								
2D	SSID of mate subsystem (x‘0000’ for EDCC)							
2E								
2F	Maker code & Manufacture code (x‘00’)							
30	Module ID (Note 4)							
31	Routine ID (Note 4)							
32	PCB number							
33	Detail failure information 2 (Note 3)							
34	SSID of self subsystem							
35								
36	Sympton code (x‘0F0X’)							
37	X=Message code (x‘2F00’ for dummy SENSE)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used (x‘00’)							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 0X (X ≠ 8/A:System/Program Check) (2/3)

	0	1	2	3	4	5	6	7
40 | 55	Not used							
56	Module ID (detected the error)							
57	Routine ID (detected the error)							
58 | 7F	Not used							

(Note 1) F/M = 0F:Byte08 Reason code

Code	Reason
00	No message
01	Trying to make cache available and cache status is pending.
02	Not used
03	Trying to make cache force unavailable and cache status is not pending with destage complete.
04	Trying to activate CFW and CFW status is pending.
05	Trying to activate caching (device) and cache status is pending.
06	Trying to destage (track) and NVS is failed.
07	Trying to make NVS unavailable and NVS is initializing.
08	Trying to deactivete caching , DFW or DISCARD (device) , and DFW status is failed.
09	Trying to force deactivate DFW (device) and status is not as follows. • EDFW status is pending or failed. • ENVS is failed and the data exists in NVS, but not in cache.
0A	Trying to make NVS available and DFW status (device) is pending or failed.
0B	Trying to make NVS available and NVS status is pending.
0C	When NVS is failed, trying to stop caching or DFW (device) and the data exists in NVS, but not in cache.
0D	Command requires NVS and NVS is unavailable.
0E	Command requires cache and cache is unavailable.
0F	Not used
10 ~ 28	Not used
29	PFS command (Set Special Interrupt Condition) is issued on an interface on which path group is not established.
2A	Trying to make path group include parallel channel and serial channel.
2B	Message buffer is full.
2C ~ 34	Not used
35	A Set Guaranteed Path subcommand is issued on a fenced path.
36 ~ 3E	Not used
3F	A Make NVS Avail for Subsystem subcommand is issued, but NVS is disable. (‘Disable NVS Capability’ is set to disable in VPD.)
40	Not used
41	A normal command is issued to a device reserved by maintenance.
42 ~ 7F	Not used
80	A special command is issued on an interface that was disabled by the PFS command with Set Special Intercept Condition order.
81	An attention report on an interface that was disabled by the PFS command with Set Special Intercept Condition order.
82 ~ FF	Not used

Copyright © 2007, Hitachi, Ltd.

Byte27 = 0X (X ≠ 8/A:System/Program Check) (3/3)

(Note 2)

(1) Issued command information when F/M=02

B\b	0	1	2	3	4	5	6	7
29	SCH ID	SCH KEY	Locate, LC EXT	SK, SK CYL	RD IPL	RECAL	SUSP MPR	RD C
2A	DIAG CTL	DIAG CTL (LOC DOM)	DEF EXT	SET FM	SET SUB MODE	SP C	WR CKD	WR R0
2B	SET INTF ID	DIAG CTL (PRE REM)	0	Other command	RD C chainning	All byte match	LC domain	Erase execute
2C	Pseud through	0	0	Allow WR KD	Allow WR D	Allow WR CKD	Allow WR R0	Allow WR HA

(2) Short byte flag when F/M=03
x‘0040 0000’

(3) Mask information when F/M=05

Byte 29 : Mask for write control
- x‘00’ : Allows all write operation except WR HA, WR R0.
- x‘40’ : Inhibits all write operation.
- x‘80’ : Allows update write operation.
- x‘C0’ : Allows all write operation.

Byte 2A : Mask for seek control
- x‘00’ : Allows all seek commands and RECAL.
- x‘08’ : Allows SK CYL and SK HD only.
- x‘10’ : Allows SK HD only.
- x‘18’ : Inhibits all seek command and multi operation.

Byte 2B : Mask for access
- x‘00’ : Allows normal access.
- x‘02’ : Allows device support.
- x‘04’ : Allows diagnostic access.
- x‘06’ : Allows device support inhibit data check correction and retry.

Byte 2C : Not used

(4) Record address when other F/M
Byte 29 and 2A : Clinder address
Byte 2B : Head address
Byte 2C : Record number

(Note 3) Bit 4-7 of byte 32 : Type of byte 33
- x‘08’ : Byte 33 is cylinder address (high).
- x‘09’ : Byte 33 is cylinder address (low).
- x‘0A’ : Byte 33 is head address (high).
- x‘0B’ : Byte 33 is head address (low).
- x‘0C’ : Byte 33 is record number.

Byte 33 : One byte of CCHHR.

Copyright © 2007, Hitachi, Ltd.

(Note4) The details information of every Module ID & Routine ID

- Module ID & Routine ID=0xC0CA ; The Specified R-VOL of HRC is still Online from the HOST.
  (Add Pair operation from the Remote Console was rejected)

Check the SSB.LOG on SVP of the specified RCU. SSB containing EC=C0CA on the specified R-VOL number should be logged.

(1) Analyze the SSB.LOG
Both SSB are same format, from SSB byte72(0x48) though byte75(0x4B) show the Bit Map of Port indicating Online from the HOST. Each one bit corresponds to each port. It indicates the LCP Port on which the valid Path Group is established for this device.



Copyright © 2007, 2011, Hitachi, Ltd.

(2) Run DSF/ANALYZE-ALLCHPID to trace the Path Group ID of the Online route.

(2.1) In case that DKC Emulation Type is 3990-6/3990-6E or 2105.

Run DSF/ANALYZE with ALLCHPID. The output shows the Path Group ID which is Online to the subsystem.

LOGICAL PATH		SYSTEM ADAPTER ID	FULL ESCON LINK ADDRESS	SP FENCE 0 1 2 3	HOST PATH GROUP ID		
NUMBER	type				CPU SERIAL#	CPU TYPE	CPU TIME STAMP
1	E	00	0101		XXXXXXX	YYYY	ZZZZZZZZ
2-32	N/E	00-01					
33	E	02	0200		XXXXXXX	YYYY	ZZZZZZZZ

“SYSTEM ADAPTER ID” corresponds to the number of the CHL adapter port.
(Ex; Port#1C is “02”.)
Trace the Path Group ID indicated the SYSTEM ADAPTER ID corresponding to the value on SSB LOG of EC=C0CA or C0A6.

The relationship between SAID and Port ID is shown in THEORY03-321, Table 3.8-4.

(2.2) In case that DKC Emulation Type is 3990-3 DSF/ANALYZE-ALLCHPID is not available for 3990-3. Therefore, trace the Path Online Route of the LCP.

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 08 (Reset Notification) (1/2)

	0	1	2	3	4	5	6	7
00 — 05	Time stamp							
06	Format Message							
07	PCB type		Processor ID (Note)					
08 09	System error code							
0A 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 17	SSB log number							
18 19	Related failure log number							
1A 1B	Related SIM log number							
1C 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 21 22	Basic SSB							
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘0’)				Message (x‘8’)			
28	Not used (x‘00’)							
29	Not used (x‘00’)							
2A	Not used (x‘00’)							
2B 2C	Hardware level (Note 1)							
2D 2E	SSID of mate subsystem (x‘0000’ for EDCC)							
2F	Maker code & Manufacture code (x‘00’)							
30	Module ID							
31	Routine ID							
32	PCB number				Not used (x‘0’)			
33	Not used (x‘00’)							
34 35	SSID of self subsystem							
36 37	Sympton code (x‘2FFF’)							
38	Log & message control (x‘00’)							
39	Program action code (x‘16’)							
3A 3B	Configuration information							
3C	Not used (x‘00’)							
3D 3E	Cylinder address							
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 08 (Reset Notification) (2/2)

	0	1	2	3	4	5	6	7
40		Not used						
7F								

(Note 1) Hardware Level

Bit0 : Serial Channel or Parallel Channel

Bit0=1(Serial Channel)

Bit 1 : Not used
Bit 2~3 : Storage Path Number
Bit 4~7 : 0xa : Fixed
Bit 8 : Dual Frame
0 : Dual Frame
1 : Modular Power
Bit 9~11 : Cache size
000 : none Cache
001 : 256MB
010 : 512MB
011 : 768MB
100 : 1024MB
101 : 1280MB
110 : 1536MB
111 : over 1536MB
Bit 12~13 : Cluster hardware level
Bit 14~15 : Cache/NVS hardware level

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 0A (Bus out parity check/Overrun on LCP interface (Byte3A:b4 = 1)) (1/1)

	0	1	2	3	4	5	6	7
00 — 05	Time stamp							
06	Format Message							
07	PCB type		Processor ID (Note)					
08 09	System error code							
0A 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 17	SSB log number							
18 19	Related failure log number							
1A 1B	Related SIM log number							
1C 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 21 22	Basic SSB							
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘0’)				Message (x‘A’)			
28	Command code							
29 2A	Cylinder address							
2B	Head address							
2C	Record number							
2D 2E	SSID of mate subsystem (x‘0000’ for EDCC)							
2F	Maker code & Manufacture code (x‘00’)							
30	Module ID							
31	Routine ID							
32	PCB number				BBF OVR	PND OVR	STOP	OVER
33	Not used							
34 35	SSID of self subsystem							
36 37	Sympton code (x‘0F0A’)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A 3B	Configuration information							
3C	Not used (x‘00’)							
3D 3E	Cylinder address							
3F	Head address							
40 -7F	Not used							

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 10 (Intervention required) (1/2)

	0	1	2	3	4	5	6	7
00 — 05	Time stamp							
06	Format Message							
07	PCB type		Processor ID (Note)					
08 09	System error code							
0A 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 17	SSB log number							
18 19	Related failure log number							
1A 1B	Related SIM log number							
1C 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 21 22	Basic SSB							
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘1’)				Message (x‘0’)			
28	Ready	Enable	SSB PEND		Not used (‘00000’)			
29	Not used (x‘00’)							
2A	M.M. RSV	PIN VOL	Not used (‘000000’)					
2B	Host type	DKC type	Not used (‘00’)		DKU type			
2C	Module ID (x‘50’)							
2D	Routine ID (x‘1C’)							
2E	Command code							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
31	Not used (x‘00’)							
32	PCB number				Not used (x‘0’)			
33	Not used							
34 35	SSID of self subsystem							
36 37	Symptom code (x‘9F10’)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A 3B	Configuration information							
3C	Message code							
3D 3E	Cylinder address							
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 10 (Intervention required) (2/2)



Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 1X (Drive report error) (1/2)

	0	1	2	3	4	5	6	7
00 — 05	Time stamp							
06	Format Message							
07	PCB type		Processor ID (Note)					
08 09	System error code							
0A 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 17	SSB log number							
18 19	Related failure log number							
1A 1B	Related SIM log number							
1C 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 21 22	Basic SSB							
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘1’)				Message (x‘2/4’)			
28	Additional sense code							
29	Additional sense code qualifier							
2A	SCSI Command (*2)							
2B	Not used							
2C	Module ID							
2D	Routine ID							
2E	Not used (x‘0’)				DKA#			
2F	CDEV#				RDEV#			
30	Type code (‘000’)		0		Sense key (*1)			
31	Not used (x‘00’)							
32	Not used (x‘00’)							
33	Not used (x‘00’)							
34 35	SSID of self subsystem							
36 37	Symptom code (x‘9F1X’ X: Message)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A 3B	Configuration information							
3C	Message code							
3D 3E	Cylinder address							
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 1X (Drive report error) (2/2)

	0	1	2	3	4	5	6	7
40	Status byte							
41	Message							
42	CDB							
4B								
4C	SPC status register							
4D	SPC nexus status register							
4E	SPC data block register							
4F								
50	SPC data byte register							
51								
52								
53	SPC SCSI control signal status register							
54	SCSI extended sense data							
73								
74	Not used							
7F								

*1: Sense key
- x‘0’ : No sense
- x‘1’ : Recoverd error
- x‘2’ : Not ready
- x‘3’ : Medium error
- x‘4’ : Hardware error
- x‘5’ : Illigal request
- x‘6’ : Unit attention
- x‘7’ : Data protect
- x‘8’ : Blank check (Not used)
- x‘9’ : Vender unique (Not used)
- x‘A’ : Copy aborted (Not used)
- x‘B’ : Aborted command
- x‘C’ : Equal (Not used)
- x‘D’ : Volume overflow (Not used)
- x‘E’ : Miscompare
- x‘F’ : (Reserved)

*2: SCSI command
- x‘00’ : Test unit ready
- x‘03’ : Request sense
- x‘04’ : Format unit
- x‘07’ : Reassign blocks
- x‘12’ : Inquiry
- x‘15’ : Mode serect
- x‘1A’ : Mode sense
- x‘1B’ : Start/stop unit
- x‘1C’ : Recieve diagnostic result
- x‘1D’ : Send diagnostic
- x‘28’ : Read (extend)
- x‘2A’ : Write (extend)
- x‘2E’ : Write and verify
- x‘3B’ : Write buffer

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 3F (Reset Allegiance) (1/2)

	0	1	2	3	4	5	6	7
00 — 05	Time stamp							
06	Format Message							
07	PCB type		Processor ID (Note)					
08 09	System error code							
0A 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 17	SSB log number							
18 19	Related failure log number							
1A 1B	Related SIM log number							
1C 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 21 22	Basic SSB							
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘3’)				Message (x‘F’)			
28	Not used							
29	Logical path number							
2A 2B	DCN status (*1)							
2C	Command code							
2D 2E	SSID of mate subsystem (x‘0000’ for EDCC)							
2F	Maker code & Manufacture code (x‘00’)							
30	Module ID							
31	Routine ID							
32	PCB number							
33	Not used (x‘00’)							
34 35	SSID of self subsystem							
36 37	Symptom code (x’3F3F’)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A 3B	Configuration information							
3C	Not used (x‘00’)							
3D 3E	Cylinder address							
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 3F (Reset Allegiance) (2/2)

	0	1	2	3	4	5	6	7
40	Not used							
|								
7F								

*1:

	0	1	2	3	4	5	6	7
28	Device busy	ECI	Command chainning	Path reserve	Stack status	Wait SENSE	Long busy	Processor connect
29	Single path mode	Guarant path mode	MCB chainning	0	Block switch	0	0	0

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 4X (Data check) (1/3)

	0	1	2	3	4	5	6	7
00 — 05	Time stamp							
06	Format Message							
07	PCB type		Processor ID (Note)					
08 09	System error code							
0A 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 17	SSB log number							
18 19	Related failure log number							
1A 1B	Related SIM log number							
1C 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 21 22	Basic SSB							
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘4’)				Message (x‘X’)			
28 29	Cylinder address (*1)							
2A 2B	Head address (*1)							
2C	Record number (*1)							
2D	Sector number (*1)							
2E	Controller ID							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
31	Not used (x‘00’)							
32	PCB number				Not used (x‘0’)			
33	Not used							
34	Command code							
35	SSID (low) of self subsystem							
36 37	Symptom code (x‘4XYY’) (X: *2) (YY: *3)							
38	Log and message control (x‘08’)							
39	Program action code (x‘91’)							
3A 3B	Configuration information							
3C	Not used (x‘01’)							
3D 3E	Cylinder address							
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 4X (Data check) (2/3)

	0	1	2	3	4	5	6	7
40	Causal Key code							
41	Causal Format/Message							
42	Causal Module ID							
43	Causal Routine ID							
44	LDEV number, slot number							
45								
46								
47								
48	Slot status							
49								
4A								
4B								
4C	Staging bit map/Dirty bit map							
4D								
4E								
4F								
50	Current sub block number							
51	EXIT flag (*4)							
52	Slot failure information (*5)							
53	Obtained information flat (*6)							
54	Head sub block number for HIT/MISS decision + Remain sub block count							
55	(when byte36 is x‘40/41/42/43’)/PACC in CBUF (when byte36 is x‘45’)							
56	Not used (when byte36 is x‘40/41/42/43’)/							
57	PAHF in CBUF (when byte36 is x‘45’)							
58	Not used (when byte36 is x‘40/41/42/43’)/							
59	Current CC in JCB (when byte36 is x‘45’)							
5A	Not used (when byte36 is x‘40/41/42/43’)/							
5B	Current HH in JCB (when byte36 is x‘45’)							
5C	Reserved							
|								
|								
7F								

*1: Not determined for occurrence in HA or RO

*2: Contents of message
- x‘0’ : Data check in HA field
- x‘1’ : Data check in C field
- x‘2’ : Data check in K field
- x‘3’ : Data check in D field
- x‘4’ : Missing SYNC byte in HA field
- x‘5’ : Missing SYNC byte in C field (PA error)
- x‘6’ : Missing SYNC byte in K field
- x‘7’ : Missing SYNC byte in D field
- x‘8’ : Not used
- x‘9’ : Missing AM during retry
- x‘A’ to x‘F’ : Not used

*3: Contents of correction flag
- Bits 0 and 1 : ECC correction bit
  - 10 : Correctable (Recovered)
  - 11 : Uncorrectable
- Bit 2 : Offset active
- Bits 3 to 7 : Not used

Copyright © 2007, Hitachi, Ltd.

Byte27 = 4X (Data check) (3/3)

*4: EXIT flag
- x‘08’ : CHL I/F CHK2 time over
- x‘0D’ : EOF
- x‘0E’ : DSB = 0E requested
- x‘0F’ : Logical error
- x‘1E’ : Make sense only
- x‘1F’ : Logical error (make sense only)
- x‘30’ : Selective reset requested
- x‘40’ : ‘Staging’ requested
- x‘41’ : ‘Waiting free segment’ requested
- x‘42’ : ‘Time over of waiting for staging’ requested
- x‘43’ : ‘Staging for PA unmatch’ requested
- x‘45’ : ‘Destaging’ requested
- x‘46’ : ‘High priority destaging’ requested
- x‘47’ : ‘Pseud-through process’ requested
- x‘4B’ : ‘DSB = 4E retry’ requested (data transfer)
- x‘4E’ : ‘DSB = 4E retry’ requested (DSB = 4E retry)
- x‘4F’ : STG requested (Read or STG in progress)

*5: Slot failure
- x‘80’ : Sector write error
- x‘40’ : Sector read error
- x‘20’ : ECC/LRC error
- x‘10’ : Incomplete data
- x‘08’ : No decision

*6: Obtained information flag
- bit0-1 : Block type
  - 00 : Data block
  - 01 : HA/RO block
  - 10 : Bit map block
- bit2-3 : Side
  - 00 : Cache write side
  - 01 : NVS write side
  - 10 : Cache read side
- bit4 : Segment
  - 0 : No segment
  - 1 : Segment exist
- bit5-7 : Reserved

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 6X (Statistics) (1/2)

	0	1	2	3	4	5	6	7
00 — 05	Time stamp							
06	Format Message							
07	PCB type		Processor ID (Note)					
08 09	System error code							
0A 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 17	SSB log number							
18 19	Related failure log number							
1A 1B	Related SIM log number							
1C 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 21 22	Basic SSB							
23	Controller ID							
24	Device address							
25	Command overrun threshold exceeded							
26	Data overrun threshold exceeded							
27	Format (x‘6’)				Message (x‘X’)			
28 29 2A 2B	Read/search byte count							
2C 2D	Seek count							
2E	Not used (x‘00’)							
2F	Manufacture code (‘000000’)						Factory code (‘00’)	
30	Not used (x‘00’)							
31 32 33	DKC serial number							
34 35	SSID of self SSID							
36 37	Symptom code (x‘6FXY’ X: 0: Statistics/RRBL command, 2: Channel data overrun Y: CHL# (parallel CHL)/LCP# (serial CHL))							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A 3B	Configuration information							
3C 3D 3E 3F	Not used (x‘00000000’)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 6X (Statistics) (2/2)



Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 74 & Byte40 : Bit7 = 0 (FPC Detected Failure : DSP) (1/2)

	0	1	2	3	4	5	6	7
00 — 05	Time stamp							
06	Format ID							
07	PCB type		MP number					
08 — 09	System error code (Return Code : Low 2 Byte)							
0A — 0B	JCB#							
0C	REQ ID							
0D	24CMPT	ECKD32	SRAID	RCOPY	SEPARATE	HST REP	HST REP	EXPLS
0E	LDEV#VL	PDEV#VL	SSB#VL	LOG#VL	SIM#VL	RSSB#VL	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 — 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 — 17	SSB log number							
18 — 19	Related failure log number							
1A — 1B	Related SIM log number							
1C — 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 — 21	Basic SSB							
22	Storage control type (x‘06’: Cache DKC)							
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘7’)				Message (x‘4’)			
28	Not used							
29	Not used							
2A	Not used							
2B	Not used							
2C	Module ID							
2D	Routine ID							
2E	Not used							
2F — 33	Drive serial number (x‘0C24’) + (DKU sequence number) This information is not fixed until DKC reports SSB to HOST.							
34 — 35	SSID of self subsystem							
36 — 37	Exception code (x‘DYZZ’) Y : CDEV number ZZ :RDEV number							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A — 3B	Configuration information							
3C	Message code							
3D — 3E	Cylinder address							
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 74 & Byte40 : Bit7 = 0 (FPC Detected Failure : DSP) (2/2)

	0	1	2	3	4	5	6	7
40		SSB edit format form (x‘00’)						
41		Not used						
42		CDB						
4B								
4C		(x‘AB’)						
4D		(x‘CD’)						
4E		CMD BLK number						
4F		Data transfer end flag						
50		I/O status						
51								
52		PDEV status						
53								
54		LOOP status						
55								
56								
57								
58		Frame Manager status						
59								
5A								
5B								
5C		TL status						
5D								
5E								
5F								
60		IO issued status 1						
61								
62		IO issued status 2						
63								
64		Not used						
65								
66								
67								
68		JOB require info						
69								
6A								
6B								
6C		Data transfer status						
6D								
6E								
6F								
70		Not used						
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 74 & Byte40 : Bit7 = 1 (FPC Detected Failure : FBP) (1/2)

	0	1	2	3	4	5	6	7
00 — 05	Time stamp							
06	Format Message							
07	PCB type		Processor ID (Note)					
08 09	System error code							
0A 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 17	SSB log number							
18 19	Related failure log number							
1A 1B	Related SIM log number							
1C 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 21 22	Basic SSB							
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘7’)				Message (x‘4’)			
28	Not used							
29	Not used							
2A	Not used							
2B	Not used							
2C	Module ID							
2D	Routine ID							
2E	Not used (x‘0’)				DKA number			
2F	CDEV number				RDEV number			
30	Type code (‘111’)			0	Not used (x‘0’)			
31	Not used (x‘00’)							
32	Not used (x‘00’)							
33	Not used (x‘00’)							
34 35	SSID of self subsystem							
36 37	Symptom code (x‘DF74’)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A 3B	Configuration information							
3C	Message code							
3D 3E	Cylinder address							
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 74 & Byte40 : Bit7 = 1 (FPC Detected Failure : FBP) (2/2)

	0	1	2	3	4	5	6	7
40		SSB edit format form (x‘00’)						
41		Not used						
42		CDB						
4B								
4C		(x‘AB’)						
4D		(x‘CD’)						
4E		CMD BLK number						
4F		Data transfer end flag						
50		I/O status						
51								
52		PDEV status						
53								
54		LOOP status						
55								
56								
57								
58		Frame Manager status						
59								
5A								
5B								
5C		TL status						
5D								
5E								
5F								
60		IO issued status 1						
61								
62		IO issued status 2						
63								
64		Not used						
65								
66								
67								
68		JOB require info						
69								
6A								
6B								
6C		Data transfer status						
6D								
6E								
6F								
70		Not used						
7F								

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 & Byte34:b4-7 = 0 (Shared Memory Failure) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP REPORT	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# (Logical DKC#)							
12	LDEV# (GDEV#)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘8’)				Message (x‘1’)			
28	Subcode	(See following pages)						
29	Hardware information	(See following pages)						
|								
31								
32	Not used (x‘00’)							
33	Not used (x‘00’)							
34	PCB number	Message code (x‘0’)						
35	SSID of self subsystem							
36	Symptom code (x‘FF81’ : LDEV type = DKU87I/x‘EF81’ : LDEV type = DKU86I)*							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used (x‘00’)							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 & Byte34:b4-7 = 0 (Shared Memory Failure) (2/2)



Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 (Shared Memory Failure) Byte28-31 Detail

(1) Byte34, Bit4 to Bit7 = 0: Shared Memory Failure

	0	1	2	3	4	5	6	7
28	Subcode							
	Micro error	MPA error	'00':Micro error or MPA internal error '01':shared memory error '10':SHSN error '11':DMA error		Access path '0000':A0 path error '0010':B0 path error '0100':C0 path error '0110':D0 path error		'0001':A1 path error '0011':B1 path error '0101':C1 path error '0111':D1 path error	
29	MPA: MPA ERR STS: 4200 0100 (b31 - 24)							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	FCAINT	DRRINT
2A	MPA: MPA ERR STS: 4200 0100 (b23 - 16)							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	FCA CHK2 error	DRR CHK2 error
2B	MPA: MPA ERR STS: 4200 0100 (b15 - 08)							
	Reserved	Reserved	Reserved	Reserved	PCI I/F CHK1B for QDTA	PCI I/F CHK1B for MPA	FCA I/F CHK1B	DRR I/F CHK1B
2C	MPA: MPA ERR STS: 4200 0100 (b07 - 00)							
	BSINT or SCANINT	Master CHK3 status bit	Slave CHK3 status bit	FM I/F CHK1B status bit	Impedance warning error	ROSC warning error	XR I/F CHK1B status bit	MPINT
2D	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
2E	MPA: MPACHK3STS: 4200 0108 (b07 - 00)							
	Reserved	Reserved	XR_CMP CHK3	XR_SMRX CHK3	XR_SMTX CHK3	Reserved	XR_DMA CHK3	PCIIF error or Micro error
2F	MPA: MPACHK3STS: 4200 0108 (b17 - 10)							
	A0_ CTLERR CHK3	A1_ CTLERR CHK3	B0_ CTLERR CHK3	B1_ CTLERR CHK3	C0_ CTLERR CHK3	C1_ CTLERR CHK3	D0_ CTLERR CHK3	D1_ CTLERR CHK3
30	MPA: MPACHK3STS: 4200 0108 (b27 - 20)							
	A0_DTERR CHK3	A1_DTERR CHK3	B0_DTERR CHK3	B1_DTERR CHK3	C0_DTERR CHK3	C1_DTERR CHK3	D0_DTERR CHK3	D1_DTERR CHK3
31	MPA: MPACHK3STS: 4200 0108 (b37 - 30)							
	A0 path Timeout	A1 path timeout	B0 path timeout	B1 path timeout	C0 path timeout	C1 path timeout	D0 path timeout	D1 path timeout

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 Byte40-7F(MICRO ERROR, MPA INTERNAL ERROR)(Byte28[bit2-3]=x‘00’) (1/4)

	0	1	2	3	4	5	6	7
40	MPA: CMP ERREG: 4200 0484 (b08 - 01)							
	LSEQ CMPER	SEQ7 CMPER	SEQ2D CMPER	SEQ2C CMPER	SEQ2B CMPER	SEQ2A CMPER	SEQ1 CMPER	SEQ0 CMPER
41	MPA: CMP ERREG: 4200 0484 (b14) / LOG SEQ7L ERRSTS: 4200 072C (b00) / SEQ0 TIMER ERRSTS: 0x4200 06A8 (b24, b00) / BC ERRSTS2: 0x4200 0AEC (b03 - 00)							
	SEQBUF	SEQ7	SEQ0 timeout	Timer counter parity error	Request broadcast register parity error			
42	MPA: BC ERRSTS0: 0x4200 0AE4 (Total of b31 - 28, Total of b27 - 24, Total of b23 - 20, Total of b19 - 16, Total of b15 - 12, Total of b11 - 08, Total of b07 - 04, Total of b03 - 00)							
	BC7 register parity error	BC6 register parity error	BC5 register parity error	BC4 register parity error	BC3 register parity error	BC2 register parity error	BC1 register parity error	BC0 register parity error
43	MPA: SEQ1 ERREG L: 4200 02B0 (b07 - 00)							
	HOT D	HOT C	HOT B	HOT A	ILLACS	SEQ decode error	SEQ encode error	SEQ status parity error
44	MPA: SEQ1TM ERREG: 4200 0594 (b07 - 00)							
	Reserved	Reserved	Reserved	SEQ1 timer counter parity error				SEQ1 timeout error
45	MPA: REG1 ERR ADR AC: 4200 038C (b07 - 00)							
	Data parity error				Buffer pointer error of four steps			
46	MPA: REG1 ERR ADR BD: 4200 03B4 (b07 - 00)							
	Data parity error				Buffer pointer error of four steps			
47	MPA: SEQ2 ERREG L A: 4200 0308 (b02) / SEQ2TM A ERREG: 4200 05AC (b04 - 00)							
	Reserved	Reserved	SEQ state parity error	SEQ2 A timer counter parity error				SEQ2 A timeout error
48	MPA: SEQ2 ERREG L B: 4200 0324 (b02) / SEQ2TM B ERREG: 4200 05C4 (b04 - 00)							
	Reserved	Reserved	SEQ state parity error	SEQ2 B timer counter parity error				SEQ2 B timeout error
49	MPA: SEQ2 ERREG L C: 4200 0340 (b02) / SEQ2TM C ERREG: 4200 05DC (b04 - 00)							
	Reserved	Reserved	SEQ state parity error	SEQ2 C timer counter parity error				SEQ2 C timeout error
4A	MPA: SEQ2 ERREG L D: 4200 035C (b02) / SEQ2TM D ERREG: 4200 05F4 (b04 - 00)							
	Reserved	Reserved	SEQ state parity error	SEQ2 D timer counter parity error				SEQ2 D timeout error
4B	MPA: PKT ERREG1 ADR: 4200 02D4 (b23 - 16)							
	Reserved	SMAIO flag error	SMA access side flag error	SMA command decode error	3rd _CMD1	3rd _CMD0	2nd _CMD1	2nd _CMD0
4C	MPA: PKT ERREG1 ADR: 4200 02D4 (b15 - 08)							
	1st_CMD1	1st_CMD0	Error of judgment on master	BC address parity error	ATM micro access error	ATM address parity error	ATM address judgment circuit error	Resource lock micro access error
4D	MPA: PKT ERREG1 ADR: 4200 02D4 (b07 - 00)							
	Resource lock address parity error	Resource lock address judgment circuit error	SM light micro setting error	SM write address parity error	SM write address judgment circuit error	SM read micro setting error	SM read address parity error	SM read address judgment circuit error
4E	MPA: PKT ERREG2 ADR: 4200 02D8 (b23 - 16)							
	Reserved	Reserved	Reserved	Reserved	DPA CD register parity error			
4F	MPA: PKT ERREG2 ADR: 4200 02D8 (b15 - 08)							
	CTL2 register parity error				CTL1 register parity error			

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 Byte40-7F(MICRO ERROR, MPA INTERNAL ERROR)(Byte28[bit2-3]=x‘00’) (2/4)

	0	1	2	3	4	5	6	7
50	MPA: PKT ERREG2 ADR: 4200 02D8 (b07 - 00)							
	DPA AB register parity error				BMD register parity error			
51	MPA: RLKERR ADR: 4200 0420 (b02 - 00) / ATERR0 ADR (4B): 4200 045C (b08) / ATERR1 ADR (8B): 4200 0460 (b08)							
	Reserved	Reserved	Reserved	QUE position setting error	LMODE judgment circuit error	LMODE setting error	ATMODE0 micro setting error	ATMODE1 micro setting error
52	MPA: ATERR0 ADR (4B): 4200 045C (b07 - 00)							
	ATMASK0 register parity error				ATCHG0 register parity error			
53	MPA: ATERR1 ADR (8B): 4200 0460 (b07 - 00)							
	ATMASK1 register parity error				ATCHG1 register parity error			
54	MPA: LOG SEQ0L ERRSTS: 4200 063C (b08 - 04, b00)							
	Reserved	Reserved	Unjustified address access error	Violation of FM bank exclusion right	Violation of atomic access	Violation of resource lock access	SM split master error	SEQ0 state error
55	MPA: REG0 ERRSTS1: 4200 0658 (b19 - 16, b11 - 08)							
	Register write data parity error				XR access address parity error			
56	MPA: REG0 ERRSTS2: 4200 065C (b31 - 24)							
	One L to L threshold parity error				Two L to L threshold parity error			
57	MPA: REG0 ERRSTS2: 4200 065C (b23 - 16)							
	Three L to L threshold parity error				Four L to L threshold parity error			
58	MPA: REG0 ERRSTS2: 4200 065C (b15 - 08)							
	Reserved	Reserved	Reserved	Reserved	Parity error of CMP address received from PCI			
59	MPA: REG0 ERRSTS2: 4200 065C (b07 - 00)							
	SM light data parity error received from PCI				Parity error of SM access address received from PCI			
5A	MPA: REG0 ERRSTS3: 4200 0660 (b15 - 08)							
	Reserved	Reserved	Reserved	Reserved	Part COM access address parity error			
5B	MPA: REG0 ERRSTS3: 4200 0660 (b07 - 00)							
	Occupation REG department Wright data parity error				Occupation REG part access address parity error			
5C	MPA: LSEQ ERR STS: 4200 0960 (b26 - 24) / SEQBUF L ERRSTS: 4200 0840 (b26-24) / LOG STLRCA: 4200 0704 (b23) / LOG STLRCB: 4200 0710 (b23)							
	LSEQ encode error	LSEQ decode error	LSEQ state parity error	SEQBUF ENC	SEQBUF DEC	SEQBUF CST	SM A/C FIFO error	SM B/D FIFO error
5D	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
5E	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
5F	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 Byte40-7F(MICRO ERROR, MPA INTERNAL ERROR)(Byte28[bit2-3]=x‘00’) (3/4)

	0	1	2	3	4	5	6	7
60	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
61	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
62	MPA: HIN: 4200 0050 (b15 - 08)							
	SMDC0-2 majority decision result	SMDC0 input signal status	SMDC1 input signal status	SMDC2 input signal status	SMDD0-2 majority decision result	SMDD0 input signal status	SMDD1 input signal status	SMDD2 input signal status
63	MPA: HIN: 4200 0050 (b07 - 00)							
	SMDA0-2 majority decision result	SMDA0 input signal status	SMDA1 input signal status	SMDA2 input signal status	SMDB0-2 majority decision result	SMDB0 input signal status	SMDB1 input signal status	SMDB2 input signal status
64	MPA: HOUT: 4200 0054 (b15 - 08)							
	SMDC0-2 individual signal output	SMDC0 individual signal output	SMDC1 individual signal output	SMDC2 individual signal output	SMDD0-2 individual signal output	SMDD0 individual signal output	SMDD1 individual signal output	SMDD2 individual signal output
65	MPA: HOUT: 4200 0054 (b07 - 00)							
	SMDA0-2 individual signal output	SMDA0 individual signal output	SMDA1 individual signal output	SMDA2 individual signal output	SMDB0-2 individual signal output	SMDB0 individual signal output	SMDB1 individual signal output	SMDB2 individual signal output
66	MPA: PATH ERR LOG: 4200 07D0 (b07 - 00)							
	A0 RX H side receive data LOG	A1 RX H side receive data LOG	B0 RX H side receive data LOG	B1 RX H side receive data LOG	C0 RX H side receive data LOG	C1 RX H side receive data LOG	D0 RX H side receive data LOG	D1 RX H side receive data LOG
67	CHK3 MACS ADR							
	CHK3 micro access address							
68	CHK3 MACS ADR							
	CHK3 micro access address							
69	CHK3 MACS ADR							
	CHK3 micro access address							
6A	CHK3 MACS ADR							
	CHK3 micro access address							
6B	CHK3 MACS ADR							
	CHK3 micro access address							
6C	MPA: DPA AB: 4200 0020 (b31 - 24)							
	SM single access area first address (AB side)							
6D	MPA: DPA AB: 4200 0020 b23 - 16)							
	SM single access area first address (AB side)							
6E	MPA: DPA AB: 4200 0020 (b15 - 08)							
	SM single access area first address (AB side)							
6F	MPA: DPA AB: 4200 0020 (b07 - 00)							
	SM single access area first address (AB side)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 Byte40-7F(MICRO ERROR, MPA INTERNAL ERROR)(Byte28[bit2-3]=x‘00’) (4/4)

	0	1	2	3	4	5	6	7
70	MPA: DPA CD: 4200 001C (b31 - 24)							
	SM single access area first address (CD side)							
71	MPA: DPA CD: 4200 001C (b23 - 16)							
	SM single access area first address (CD side)							
72	MPA: DPA CD: 4200 001C (b15 - 08)							
	SM single access area first address (CD side)							
73	MPA: DPA CD: 4200 001C (b07 - 00)							
	SM single access area first address (CD side)							
74	MPA: DPA AB UP: 4200 0010 (b00) / DPA CD UP: 0x4200 000C (b00)							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SM 1 pile first address UP (AB side)	SM 1 pile first address UP (CD side)
75	MPA: BMD: 4200 0024 (b15 - 08)							
	Reserved	SM copy mode enable	SM disable side C	SM disable side D	C0 path disable	C1 path disable	D0 path disable	D1 path disable
76	MPA: BMD: 4200 0024 (b07 - 00)							
	Reserved	SM copy mode enable	SM disable side A	SM disable side B	A0 path disable	A1 path disable	B0 path disable	B1 path disable
77	MPA: CTL1: 4200 0028 (b15 - 08)							
	When you read CD double area 0=1R 1=2 R	CD no lock doing access	Selection on access side when double area is accessed 00=C side, 01=D side, 10=64B replace, 11=16B replace		Reserved	Reserved	Reserved	Reserved
78	MPA: CTL1: 4200 0028 (b07 - 00)							
	When you read AB double area 0=1R 1=2 R	AB no lock doing access	Selection on access side when double area is accessed 00=A side, 01=B side, 10=64B replace, 11=16B replace		Reserved	Reserved	Reserved	Reserved
79	MPA: ACSMODE: 4200 0150 (b31 - 24)							
	Reserved	Reserved	Reserved	Reserved	A side	B side	C side	D side
7A	MPA: ACSMODE: 4200 0150 (b23 - 16)							
	SM1R	SM1W	2R with lock	2W with lock	2R no lock	2W no lock	1R1W	1R2W
7B	MPA: ACSMODE: 4200 0150 (b15 - 08)							
	2R2W	Reserved	Reserved	Reserved	Access pattern 1: SM read	SM read	SM write	ATM
7C	MPA: ACSMODE: 4200 0150 (b07 - 00)							
	Resource lock	SMAIO read	SMAIO write	Broadcast read	Broadcast write	Scan read	Scan write	Reserved
7D	MPA: ACSLOG: 4200 0154 (b31 - 24)							
	1st RD	1st WT	1st LK0	1st LK1	1st GNT A0	1st GNT A1	1st GNT B0	1st GNT B1
7E	MPA: ACSLOG: 4200 0154 (b23 - 16)							
	1st GNT C0	1st GNT C1	1st GNT D0	1st GNT D1	2nd RD	2nd WT	2nd LK0	2nd LK1
7F	MPA: ACSLOG: 4200 0154 (b15 - 08)							
	2nd GNT A0	2nd GNT A1	2nd GNT B0	2nd GNT B1	2nd GNT C0	2nd GNT C1	2nd GNT D0	2nd GNT D1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 Byte40-7F(SM ERROR)(Byte28[bit2-3]=x‘01’) (1/4)

	0	1	2	3	4	5	6	7
40	SMA A/C SIDE: SMA STATUS: 3000 001C (b23 - 16) / 3800 001C (b23 - 16)							
	b2 – 3 parity bit	Reserved	SM PK SLOT signal bit ‘00’:A side ‘10’:C side ‘01’:B side ‘11’:D side		Reserved	Reserved	SM memory disconnect state bit	Disconnect demand bit
41	SMA A/C SIDE: SMA STATUS: 3000 001C (b15 - 08) / 3800 001C (b15 - 08)							
	Reserved	Reserved	Reserved	Reserved	System timer enable status bit	SMA all lock status bit	SM memory ready status bit	SMA LSI usual status bit
42	SMA A/C SIDE: SMA STATUS: 3000 001C (b07 - 00) / 3800 001C (b07 - 00)							
	SMA LSI version bit ‘00010001’:1st ‘00010010’:2nd ‘00010011’:3rd (b3=1:RAID600 SMA / 0:RAID500 SMA)							
43	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
44	SMA A/C SIDE: BOARD ERR STATUS: 3000 0120 (b31 - 24) / 3800 0120 (b31 - 24)							
	Reserved	MIO error	MB1 BLK error	MB0 BLK error	Reserved	Reserved	MWB error	WT RTN error
45	SMA A/C SIDE: BOARD ERR STATUS: 3000 0120 (b23 - 16) / 3800 0120 (b23 - 16)							
	RDB error	RWB error	RD SEQ error	RTN SEQ error	MARB error	LQ ARB error	LQ error	IWDB error
46	SMA A/C SIDE: BOARD ERR STATUS: 3000 0120 (b15 - 08) / 3800 0120 (b15 - 08)							
	IWB error	IRDB error	IRB error	IARB error	IMV SEQ error	ISEQ error	TIMER error	SCSEQ error
47	SMA A/C SIDE: BOARD ERR STATUS: 3000 0120 (b07 - 00) / 3800 0120 (b07 - 00)							
	BCREG error	SLOT error	CLOCK error	LOCK WAIT error	LOCK protocol error	LADR parity error	PID error	FIFO error
48	SMA A/C SIDE: UNCOR ERROR DIMM: 3000 1090 (b19 – 16, b03 - 00) / 3800 1090 (b19 – 16, b03 - 00)							
	DIMM7 uncorrectable error	DIMM5 uncorrectable error	DIMM3 uncorrectable error	DIMM4 uncorrectable error	DIMM6 uncorrectable error	DIMM4 uncorrectable error	DIMM2 uncorrectable error	DIMM0 uncorrectable error
49	SMA A/C SIDE: COR ERROR DIMM: 3000 1094 (b19 – 16, b03 - 00) / 3800 1094 (b19 – 16, b03 - 00)							
	DIMM7 correctable error	DIMM5 correctable error	DIMM3 correctable error	DIMM4 correctable error	DIMM6 correctable error	DIMM4 correctable error	DIMM2 correctable error	DIMM0 correctable error
4A	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
4B	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
4C	SMA B/D SIDE: SMA STATUS: 3200 001C (b23 - 16) / 3A00 001C (b23 - 16)							
	b2 – 3 parity bit	Reserved	SM PK SLOT signal bit ‘00’:A side ‘10’:C side ‘01’:B side ‘11’:D side		Reserved	Reserved	SM memory disconnect status bit	Disconnect demand bit
4D	SMA B/D SIDE: SMA STATUS: 3200 001C (b15 - 08) / 3A00 001C (b15 - 08)							
	Reserved	Reserved	Reserved	Reserved	System timer enable status bit	SMA all lock status bit	SM memory ready status bit	SMA LSI usual status bit
4E	SMA B/D SIDE: SMA STATUS: 3200 001C (b07 - 00) / 3A00 001C (b07 - 00)							
	SMA LSI version bit ‘00010001’:1st ‘00010010’:2nd ‘00010011’:3rd (b3=1:RAID600 SMA / 0:RAID500 SMA)							
4F	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 Byte40-7F(SM ERROR)(Byte28[bit2-3]=x'01') (2/4)

	0	1	2	3	4	5	6	7
50	SMA B/D SIDE: BOARD ERR STATUS: 3200 0120 (b31 - 24) / 3A00 0120 (b31 - 24)							
	Reserved	MIO error	MB1 BLK error	MB0 BLK error	Reserved	Reserved	MWB error	WT RTN error
51	SMA B/D SIDE: BOARD ERR STATUS: 3200 0120 (b23 - 16) / 3A00 0120 (b23 - 16)							
	RDB error	RWB error	RD SEQ error	RTN SEQ error	MARB error	LQ ARB error	LQ error	IWDB error
52	SMA B/D SIDE: BOARD ERR STATUS: 3200 0120 (b15 - 08) / 3A00 0120 (b15 - 08)							
	IWB error	IRDB error	IRB error	IARB error	IMV SEQ error	ISEQ error	TIMER error	SCSEQ error
53	SMA B/D SIDE: BOARD ERR STATUS: 3200 0120 (b07 - 00) / 3A00 0120 (b07 - 00)							
	BCREG error	SLOT error	CLOCK error	LOCK WAIT error	LOCK protocol error	LADR parity error	PID error	FIFO error
54	SMA B/D SIDE: UNCOR ERROR DIMM: 3200 1090 b19 – 16, b03 - 00) / 3A00 1090 (b19 – 16, b03 - 00)							
	DIMM7 uncorrectable error	DIMM5 uncorrectable error	DIMM3 uncorrectable error	DIMM4 uncorrectable error	DIMM6 uncorrectable error	DIMM4 uncorrectable error	DIMM2 uncorrectable error	DIMM0 uncorrectable error
55	SMA B/D SIDE: COR ERROR DIMM: 3200 1094 (b19 – 16, b03 - 00) / 3A00 1094 (b19 – 16, b03 - 00)							
	DIMM7 correctable error	DIMM5 correctable error	DIMM3 correctable error	DIMM4 correctable error	DIMM6 correctable error	DIMM4 correctable error	DIMM2 correctable error	DIMM0 correctable error
56	MPA: LOG ERRDTA: 4200 0708 (b31 - 24) (PERRG1 in case of 67Byte b0=1)							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
57	MPA: LOG ERRDTA: 4200 0708 (b23 - 16) (PERRG2 in case of 67Byte b0=1)							
	All lock busy	Memory not ready state access	SM control voltage decrease detection	All lock setting error	Memory disconnect status access	Invalid address error	Unmount DIMM access	Invalid lock command reception error
58	MPA: LOG ERRDTA: 4200 0708 (b15 - 08) (PERRG3 in case of 67Byte b0=1)							
	SMA internal access timeout	Lock access timeout	Reserved	Reserved	SMA PRB parity error	SMA check code error	SMA path part error	SMA path part fatal error
59	MPA: LOG ERRDTA: 4200 0708 (b07 - 00) (PERRG4 in case of 67Byte b0=1)							
	Memory correctable error	Memory uncorrectable error	SMA I/O REG parity error	Reserved	Reserved	SM-DIMM voltage abnormal detection	SM-DIMM control line abnormal detection	SMA common part fatal error
5A	MPA: LOG ERRDTB: 4200 0714 (b31 - 24) (PERRG5 in case of 67Byte b0=1)							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
5B	MPA: LOG ERRDTB: 4200 0714 (b23 - 16) (PERRG6 in case of 67Byte b0=1)							
	All lock busy	Memory not ready state access	SM control voltage decrease detection	All lock setting error	Memory disconnect status access	Invalid address error	Unmount DIMM access	Invalid lock command reception error
5C	MPA: LOG ERRDTB: 4200 0714 (b15 - 08) (PERRG7 in case of 67Byte b0=1)							
	SMA internal access timeout	Lock access timeout	Reserved	Reserved	SMA PRB parity error	SMA check code error	SMA path part error	SMA path part fatal error
5D	MPA: LOG ERRDTB: 4200 0714 (b07 - 00) (PERRG8 in case of 67Byte b0=1)							
	Memory correctable error	Memory uncorrectable error	SMA I/O REG parity error	Reserved	Reserved	SM-DIMM voltage abnormal detection	SM-DIMM control line abnormal detection	SMA common part fatal error
5E	MPA: REG6 ERR ADR AC: 4200 03DC (b07 - 04) / REG6 ERR ADR BD: 4200 0404 (b07 - 04)							
	A/C data parity error				B/D data parity error			
5F	MPA: SHSN A0 ERR: 4210 j100 (b02 – 00) / A0 DTERR RXER: 4210 j208 (b04 – 00) j:4 ~ 7 (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 Byte40-7F(SM ERROR)(Byte28[bit2-3]=x'01') (3/4)

	0	1	2	3	4	5	6	7
60	MPA: SHSN A1 ERR: 4211 j100(b02 – 00) / A1 DTERR RXER: 4211 j208(b04 – 00) j:4 ~ 7 (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
61	MPA: SHSN B0 ERR: 4212 j100 (b02 – 00) / B0 DTERR RXER: 4212 j208 (b04 – 00) j:4 ~ 7 (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
62	MPA: SHSN B1 ERR: 4213 j100 (b02 – 00) / B1 DTERR RXER: 4213 j208 (b04 – 00) j:4 ~ 7 (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
63	MPA: SHSN C0 ERR: 4214 j100 (b02 – 00) / C0 DTERR RXER: 4214 j208 (b04 – 00) j:4 ~ 7 (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
64	MPA: SHSN C1 ERR: 4215 j100 (b02 – 00) / C1 DTERR RXER: 4215 j208 (b04 – 00) j:4 ~ 7 (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
65	MPA: SHSN D0 ERR: 4216 j100 (b02 – 00) / D0 DTERR RXER: 4216 j208 (b04 – 00) j:4 ~ 7 (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
66	MPA: SHSN D1 ERR: 4217 j100 (b02 – 00) / D1 DTERR RXER: 4217 j208 (b04 – 00) j:4 ~ 7 (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
67	PERR VALID	CHK3 MACS ADR						
	Parity error bit	CHK3 micro access address						
68		CHK3 MACS ADR						
		CHK3 micro access address						
69		CHK3 MACS ADR						
		CHK3 micro access address						
6A		CHK3 MACS ADR						
		CHK3 micro access address						
6B		CHK3 MACS ADR						
		CHK3 micro access address						
6C		MPA: DPA AB: 4200 0020 (b31 - 24)						
		SM single access area first address (AB side)						
6D		MPA: DPA AB: 4200 0020 b23 - 16)						
		SM single access area first address (AB side)						
6E		MPA: DPA AB: 4200 0020 (b15 - 08)						
		SM single access area first address (AB side)						
6F		MPA: DPA AB: 4200 0020 (b07 - 00)						
		SM single access area first address (AB side)						

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 Byte40-7F(SM ERROR)(Byte28[bit2-3]=x‘01’) (4/4)

	0	1	2	3	4	5	6	7
70	MPA: DPA CD: 4200 001C (b31 - 24) SM single access area first address (CD side)							
71	MPA: DPA CD: 4200 001C (b23 - 16) SM single access area first address (CD side)							
72	MPA: DPA CD: 4200 001C (b15 - 08) SM single access area first address (CD side)							
73	MPA: DPA CD: 4200 001C (b07 - 00) SM single access area first address (CD side)							
74	MPA: DPA AB UP: 4200 0010 (b00) / DPA CD UP: 0x4200 000C (b00)							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SM single first address UP (AB side)	SM single first address UP (CD side)
75	MPA: BMD: 4200 0024 (b15 - 08)							
	Reserved	SM copy mode enable	SM disable side C	SM disable side D	C0 path disable	C1 path disable	D0 path disable	D1 path disable
76	MPA: BMD: 4200 0024 (b07 - 00)							
	Reserved	SM copy mode enable	SM disable side A	SM disable side B	A0 path disable	A1 path disable	B0 path disable	B1 path disable
77	MPA: CTL1: 4200 0028 (b15 - 08)							
	When you read CD double area 0=1R 1=2 R	CD no lock doing access	Selection on access side when double area is accessed 00=C side, 01=D side, 10=64B replace, 11=16B replace		Reserved	Reserved	Reserved	Reserved
78	MPA: CTL1: 4200 0028 (b07 - 00)							
	When you read AB double area 0=1R 1=2 R	AB no lock doing access	Selection on access side when double area is accessed 00=A side, 01=B side, 10=64B replace, 11=16B replace		Reserved	Reserved	Reserved	Reserved
79	MPA: ACSMODE: 4200 0150 (b31 - 24)							
	Reserved	Reserved	Reserved	Reserved	A side	B side	C side	D side
7A	MPA: ACSMODE: 4200 0150 ((b23 - 16)							
	SM1R	SM1W	2R with lock	2W with lock	2R no lock	2W no lock	1R1W	1R2W
7B	MPA: ACSMODE: 4200 0150 (b15 - 08)							
	2R2W	Reserved	Reserved	Reserved	Access pattern 1: SM read	SM read	SM write	ATM
7C	MPA: ACSMODE: 4200 0150 (b07 - 00)							
	Resource lock	SMAIO read	SMAIO write	Broadcast read	Broadcast write	Scan read	Scan write	Reserved
7D	MPA: ACSLOG: 4200 0154 (b31 - 24)							
	1st RD	1st WT	1st LK0	1st LK1	1st GNT A0	1st GNT A1	1st GNT B0	1st GNT B1
7E	MPA: ACSLOG: 4200 0154 (b23 - 16)							
	1st GNT C0	1st GNT C1	1st GNT D0	1st GNT D1	2nd RD	2nd WT	2nd LK0	2nd LK1
7F	MPA: ACSLOG: 4200 0154 (b15 - 08)							
	2nd GNT A0	2nd GNT A1	2nd GNT B0	2nd GNT B1	2nd GNT C0	2nd GNT C1	2nd GNT D0	2nd GNT D1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 Byte40-7F(SHSN ERROR)(Byte28[bit2-3]=x‘10’) (1/4)

	0	1	2	3	4	5	6	7
40	SMA: SMA STATUS: 3i00 001C (b23 - 16) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	b2 – 3 parity bit	Reserved	SM PK SLOT signal bit ‘00’:A side ‘10’:C side ‘01’:B side ‘11’:D side		Reserved	Reserved	SM memory disconnect state bit	Disconnect demand bit
41	SMA: SMA STATUS: 3i00 001C (b15 - 08) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	Disconnect demand bit	SM self_ refresh status bit	SM voltage status bit	LSI voltage status bit	System timer enable status bit	SMA all lock status bit	SM ready status bit	SMA LSI usual status bit
42	SMA: SMA STATUS: 3i00 001C (b07 - 00) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	SMA LSI version bit ‘00010001’:1st ‘00010010’:2nd ‘00010011’:3rd (b3=1:RAID600 SMA / 0:RAID500 SMA)							
43	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
44	SMA: PATH0 ERROR DETAIL0: 3i00 0104 (b31 - 24) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	RXB command parity error	RXB address parity error	RXB write dada parity error	RX timeout	SCAN target MP error	Reserved	Reserved	SYNC mismatch
45	SMA: PATH0 ERROR DETAIL0: 3i00 0104 (b23 - 16)i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	LRC error	LRC compeer error	LOCK command error	R/W command error	ENT ON error	ENT OFF error	INT CNT error	INT SEQ error
46	SMA: PATH0 ERROR DETAIL0: 3i00 0104 (b15 - 08) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	RX counter error	Reserved	RXTX SEQ error	LOCK counter error	Request timeout	LOCK WAIT timeout	LOCK OFF timeout	LOCK PROTOCOL error
47	SMA: PATH0 ERROR DETAIL0: 3i00 0104 (b07 - 00) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	CMD PGEN error	ADR PGEN error	WDT PGEN error	Double lock error	RXB parity error	Unjustified address error	Address boundary error	LOCK MASTER error
48	SMA: PATH0 ERROR DETAIL1: 3i00 0108 (b31 - 24) i: 0 (Aside) / 2 (B side) / 8 (C side) / A (D side)							
	IRPID parity error	IRB parity error	Reserved	Reserved	PRPID parity error	PRB parity error	PRCC parity error	Reserved
49	SMA: PATH0 ERROR DETAIL1: 3i00 0108 (b23 - 16) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	Reserved	PRB counter error	Reserved	PID error	PRB timeout	Reserved	Reserved	Reserved
4A	SMA: PATH0 ERROR DETAIL1: 3i00 0108 (b15 - 08) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	MEM backup busy	PATH backup busy	Double all lock error	ALL LOCK MPID error	Unjustified address error	Reserved	Reserved	Reserved
4B	SMA: PATH0 ERROR DETAIL1: 3i00 0108 (b07 - 00) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	PWB ANY error	PWB BOARD error	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
4C	SMA: PATH1 ERROR DETAIL0: 3i00 0114 (b31 - 24) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	RXB command parity error	RXB address parity error	RXB write dada parity error	RX timeout	SCAN target MP error	Reserved	Reserved	SYNC mismatch
4D	SMA: PATH1 ERROR DETAIL0: 3i00 0114 (b23 - 16) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	LRC error	LRC compeer error	LOCK command error	R/W command error	ENT ON error	ENT OFF error	INT CNT error	INT SEQ error
4E	SMA: PATH1 ERROR DETAIL0: 3i00 0114 (b15 - 08) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	RX counter error	Reserved	RXTX SEQ error	LOCK counter error	Request timeout	LOCK WAIT timeout	LOCK OFF timeout	LOCK PROTOCOL error
4F	SMA: PATH1 ERROR DETAIL0: 3i00 0114 (b07 - 00) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	CMD PGEN error	ADR PGEN error	WDT PGEN error	Double lock error	RXB parity error	Unjustified address error	Address boundary error	LOCK MASTER error

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 Byte40-7F(SHSN ERROR)(Byte28[bit2-3]=x'10') (2/4)

	0	1	2	3	4	5	6	7
50	SMA: PATH1 ERROR DETAIL1: 3i00 0118 (b31 - 24) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	IRPID parity error	IRB parity error	Reserved	Reserved	PRPID parity error	PRB parity error	PRCC parity error	Reserved
51	SMA: PATH1 ERROR DETAIL1: 3i00 0118 (b23 - 16) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	Reserved	PRB counter error	Reserved	PID error	PRB timeout	Reserved	Reserved	Reserved
52	SMA: PATH1 ERROR DETAIL1: 3i00 0118 (b15 - 08) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	MEM backup busy	PATH backup busy	Double all lock error	ALL LOCK MPID error	Unjustified address error	Reserved	Reserved	Reserved
53	SMA: PATH1 ERROR DETAIL1: 3i00 0118 (b07 - 00) i: 0 (A side) / 2 (B side) / 8 (C side) / A (D side)							
	PWB ANY error	PWB BOARD error	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
54	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
55	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
56	MPA: LOG ERRDTA: 4200 0708 (b31 - 24) (PERRG1 in case of 67Byte b0=1)							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
57	MPA: LOG ERRDTA: 4200 0708 (b23 - 16) (PERRG2 in case of 67Byte b0=1)							
	All lock busy	Memory not ready state access	SM control voltage decrease detection	All lock setting error	Memory disconnect status access	Invalid address error	Unmount DIMM access	Invalid lock command reception error
58	MPA: LOG ERRDTA: 4200 0708 (b15 - 08) (PERRG3 in case of 67Byte b0=1)							
	SMA internal access timeout	Lock access timeout	Reserved	Reserved	SMA PRB parity error	SMA check code error	SMA path part error	SMA path part fatal error
59	MPA: LOG ERRDTA: 4200 0708 (b07 - 00) (PERRG4 in case of 67Byte b0=1)							
	Memory correctable error	Memory uncorrectable error	SMA I/O REG parity error	Reserved	Reserved	SM-DIMM voltage abnormal detection	SM-DIMM control line abnormal detection	SMA common part fatal error
5A	MPA: LOG ERRDTB: 4200 0714 (b31 - 24) (PERRG5 in case of 67Byte b0=1)							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
5B	MPA: LOG ERRDTB: 4200 0714 (b23 - 16) (PERRG6 in case of 67Byte b0=1)							
	All lock busy	Memory not ready state access	SM control voltage decrease detection	All lock setting error	Memory disconnect status access	Invalid address error	Unmount DIMM access	Invalid lock command reception error
5C	MPA: LOG ERRDTB: 4200 0714 (b15 - 08) (PERRG7 in case of 67Byte b0=1)							
	SMA internal access timeout	Lock access timeout	Reserved	Reserved	SMA PRB parity error	SMA check code error	SMA path part error	SMA path part fatal error
5D	MPA: LOG ERRDTB: 4200 0714 (b07 - 00) (PERRG8 in case of 67Byte b0=1)							
	Memory correctable error	Memory uncorrectable error	SMA I/O REG parity error	Reserved	Reserved	SM-DIMM voltage abnormal detection	SM-DIMM control line abnormal detection	SMA common part fatal error
5E	MPA: REG6 ERR ADR AC: 4200 03DC (b07 - 04) / REG6 ERR ADR BD: 4200 0404 (b07 - 04)							
	A/C data parity error				B/D data parity error			
5F	MPA: SHSN A0 ERR: 4210 j100 (b02 – 00) / A0 DTERR RXER: 4210 j208 (b04 – 00) j:4 ~ 7 (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 Byte40-7F(SHSN ERROR)(Byte28[bit2-3]=x‘10’) (3/4)

	0	1	2	3	4	5	6	7
60	MPA: SHSN A1 ERR: 4211 j100 (b02 – 00) / A1 DTERR RXER: 4211 j208 (b04 – 00) j:4 ~ 7 (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
61	MPA: SHSN B0 ERR: 4212 j100 (b02 – 00) / B0 DTERR RXER: 4212 j208 (b04 – 00) j:4 ~ 7 (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
62	MPA: SHSN B1 ERR: 4213 j100 (b02 – 00) / B1 DTERR RXER: 4213 j208 (b04 – 00) j:4 ~ 7 (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
63	MPA: SHSN C0 ERR: 4214 j100 (b02 – 00) / C0 DTERR RXER: 4214 j208 (b04 – 00) j:4 ~ 7 (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
64	MPA: SHSN C1 ERR: 4215 j100 (b02 – 00) / C1 DTERR RXER: 4215 j208 (b04 – 00) j:4 ~ 7 (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
65	MPA: SHSN D0 ERR: 4216 j100 (b02 – 00) / D0 DTERR RXER: 4216 j208 (b04 – 00) j:4 ~ 7 (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
66	MPA: SHSN D1 ERR: 4217 j100 (b02 – 00) / D1 DTERR RXER: 4217 j208 (b04 – 00) j:4 ~ 7 (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
67	PERR VALID	CHK3 MACS ADR						
	Parity error bit	CHK3 micro access address						
68		CHK3 MACS ADR						
		CHK3 micro access address						
69		CHK3 MACS ADR						
		CHK3 micro access address						
6A		CHK3 MACS ADR						
		CHK3 micro access address						
6B		CHK3 MACS ADR						
		CHK3 micro access address						
6C		MPA: DPA AB: 4200 0020 (b31 - 24)						
		SM single access area first address (AB side)						
6D		MPA: DPA AB: 4200 0020 b23 - 16)						
		SM single access area first address (AB side)						
6E		MPA: DPA AB: 4200 0020 (b15 - 08)						
		SM single access area first address (AB side)						
6F		MPA: DPA AB: 4200 0020 (b07 - 00)						
		SM single access area first address (AB side)						

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 Byte40-7F(SHSN ERROR)(Byte28[bit2-3]=x‘10’) (4/4)

	0	1	2	3	4	5	6	7
70	MPA: DPA CD: 4200 001C (b31 - 24) SM single access area first address (CD side)							
71	MPA: DPA CD: 4200 001C (b23 - 16) SM single access area first address (CD side)							
72	MPA: DPA CD: 4200 001C (b15 - 08) SM single access area first address (CD side)							
73	MPA: DPA CD: 4200 001C (b07 - 00) SM single access area first address (CD side)							
74	MPA: DPA AB UP: 4200 0010 (b00) / DPA CD UP: 0x4200 000C (b00)							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SM single access area first address UP (AB side)	SM single access area first address UP (CD side)
75	MPA: BMD: 4200 0024 (b15 - 08)							
	Reserved	SM copy mode enable	SM disable side C	SM disable side D	C0 path disable	C1 path disable	D0 path disable	D1 path disable
76	MPA: BMD: 4200 0024 (b07 - 00)							
	Reserved	SM copy mode enable	SM disable side A	SM disable side B	A0 path disable	A1 path disable	B0 path disable	B1 path disable
77	MPA: CTL1: 4200 0028 (b15 - 08)							
	When you read CD double area 0=1R 1=2 R	CD no lock doing access	Selection on access side when double area is accessed 00=C side, 01=D side, 10=64B replace, 11=16B replace		Reserved	Reserved	Reserved	Reserved
78	MPA: CTL1: 4200 0028 (b07 - 00)							
	When you read AB double area 0=1R 1=2 R	AB no lock doing access	Selection on access side when double area is accessed 00=A side, 01=B side, 10=64B replace, 11=16B replace		Reserved	Reserved	Reserved	Reserved
79	MPA: ACSMODE: 4200 0150 (b31 - 24)							
	Reserved	Reserved	Reserved	Reserved	A side	B side	C side	D side
7A	MPA: ACSMODE: 4200 0150 ((b23 - 16)							
	SM1R	SM1W	2R with lock	2W with lock	2R no lock	2W no lock	1R1W	1R2W
7B	MPA: ACSMODE: 4200 0150 (b15 - 08)							
	2R2W	Reserved	Reserved	Reserved	Access pattern 1: SM read	SM read	SM write	ATM
7C	MPA: ACSMODE: 4200 0150 (b07 - 00)							
	Resource lock	SMAIO read	SMAIO write	Broadcast read	Broadcast write	Scan read	Scan write	Reserved
7D	MPA: ACSLOG: 4200 0154 (b31 - 24)							
	1st RD	1st WT	1st LK0	1st LK1	1st GNT A0	1st GNT A1	1st GNT B0	1st GNT B1
7E	MPA: ACSLOG: 4200 0154 (b23 - 16)							
	1st GNT C0	1st GNT C1	1st GNT D0	1st GNT D1	2nd RD	2nd WT	2nd LK0	2nd LK1
7F	MPA: ACSLOG: 4200 0154 (b15 - 08)							
	2nd GNT A0	2nd GNT A1	2nd GNT B0	2nd GNT B1	2nd GNT C0	2nd GNT C1	2nd GNT D0	2nd GNT D1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 Byte40-7F(DMA ERROR)(Byte28[bit2-3]=x‘11’) (1/4)

	0	1	2	3	4	5	6	7
40	SMA A/C SIDE: SMA STATUS: 3000 001C (b23 - 16) / 3800 001C (b23 - 16)							
	b2 – 3 parity bit	Reserved	SM PK SLOT signal bit ‘00’:A side ‘10’:C side ‘01’:B side ‘11’:D side		Reserved	Reserved	SM memory disconnect state bit	Disconnect demand bit
41	SMA A/C SIDE: SMA STATUS: 3000 001C (b15 - 08) / 3800 001C (b15 - 08)							
	Reserved	Reserved	Reserved	Reserved	System timer enable status bit	SMA all lock status bit	SM ready status bit	SMA LSI usual status bit
42	SMA A/C SIDE: SMA STATUS: 3000 001C (b07 - 00) / 3800 001C (b07 - 00)							
	SMA LSI version bit ‘00010001’:1st ‘00010010’:2nd ‘00010011’:3rd (b3=1:RAID600 SMA / 0:RAID500 SMA)							
43	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
44	SMA A/C SIDE: BOARD ERR STATUS: 3000 0120 (b31 - 24) / 3800 0120 (b31 - 24)							
	Reserved	MIO error	MB1 BLK error	MB0 BLK error	Reserved	Reserved	MWB error	WT RTN error
45	SMA A/C SIDE: BOARD ERR STATUS: 3000 0120 (b23 - 16) / 3800 0120 (b23 - 16)							
	RDB error	RWB error	RD SEQ error	RTN SEQ error	MARB error	LQ ARB error	LQ error	IWDB error
46	SMA A/C SIDE: BOARD ERR STATUS: 3000 0120 (b15 - 08) / 3800 0120 (b15 - 08)							
	IWB error	IRDB error	IRB error	IARB error	IMV SEQ error	ISEQ error	TIMER error	SCSEQ error
47	SMA A/C SIDE: BOARD ERR STATUS: 3000 0120 (b07 - 00) / 3800 0120 (b07 - 00)							
	BCREG error	SLOT error	CLOCK error	LOCK WAIT error	LOCK protocol error	LADR parity error	PID error	FIFO error
48	SMA A/C SIDE: UNCOR ERROR DIMM: 3000 1090 (b19 – 16, b03 - 00) / 3800 1090 (b19 – 16, b03 - 00)							
	DIMM7 uncorrectable error	DIMM5 uncorrectable error	DIMM3 uncorrectable error	DIMM4 uncorrectable error	DIMM6 uncorrectable error	DIMM4 uncorrectable error	DIMM2 uncorrectable error	DIMM0 uncorrectable error
49	SMA A/C SIDE: COR ERROR DIMM: 3000 1094 (b19 – 16, b03 - 00) / 3800 1094 (b19 – 16, b03 - 00)							
	DIMM7 correctable error	DIMM5 correctable error	DIMM3 correctable error	DIMM4 correctable error	DIMM6 correctable error	DIMM4 correctable error	DIMM2 correctable error	DIMM0 correctable error
4A	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
4B	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
4C	SMA B/D SIDE: SMA STATUS: 3200 001C (b23 - 16) / 3A00 001C (b23 - 16)							
	b2 – 3 parity bit	Reserved	SM PK SLOT signal bit ‘00’:A side ‘10’:C side ‘01’:B side ‘11’:D side		Reserved	Reserved	SM memory disconnect status bit	Disconnect demand bit
4D	SMA B/D SIDE: SMA STATUS: 3200 001C (b15 - 08) / 3A00 001C (b15 - 08)							
	Reserved	Reserved	Reserved	Reserved	System timer enable status bit	SMA all lock status bit	SM memory ready status bit	SMA LSI usual status bit
4E	SMA B/D SIDE: SMA STATUS: 3200 001C (b07 - 00) / 3A00 001C (b07 - 00)							
	SMA LSI version bit ‘00010001’:1st ‘00010010’:2nd ‘00010011’:3rd (b3=1:RAID600 SMA / 0:RAID500 SMA)							
4F	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 Byte40-7F(DMA ERROR)(Byte28[bit2-3]=x‘11’) (2/4)

	0	1	2	3	4	5	6	7
50	SMA B/D SIDE: BOARD ERR STATUS: 3200 0120 (b31 - 24) / 3A00 0120 (b31 - 24)							
	Reserved	MIO error	MB1 BLK error	MB0 BLK error	Reserved	Reserved	MWB error	WT RTN error
51	SMA B/D SIDE: BOARD ERR STATUS: 3200 0120 (b23 - 16) / 3A00 0120 (b23 - 16)							
	RDB error	RWB error	RD SEQ error	RTN SEQ error	MARB error	LQ ARB error	LQ error	IWDB error
52	SMA B/D SIDE: BOARD ERR STATUS: 3200 0120 (b15 - 08) / 3A00 0120 (b15 - 08)							
	IWB error	IRDB error	IRB error	IARB error	IMV SEQ error	ISEQ error	TIMER error	SCSEQ error
53	SMA B/D SIDE: BOARD ERR STATUS: 3200 0120 (b07 - 00) / 3A00 0120 (b07 - 00)							
	BCREG error	SLOT error	CLOCK error	LOCK WAIT error	LOCK protocol error	LADR parity error	PID error	FIFO error
54	SMA B/D SIDE: UNCOR ERROR DIMM: 3200 1090 b19 – 16, b03 - 00) / 3A00 1090 (b19 – 16, b03 - 00)							
	DIMM7 uncorrectable error	DIMM5 uncorrectable error	DIMM3 uncorrectable error	DIMM4 uncorrectable error	DIMM6 uncorrectable error	DIMM4 uncorrectable error	DIMM2 uncorrectable error	DIMM0 uncorrectable error
55	SMA B/D SIDE: COR ERROR DIMM: 3200 1094 (b19 – 16, b03 - 00) / 3A00 1094 (b19 – 16, b03 - 00)							
	DIMM7 correctable error	DIMM5 correctable error	DIMM3 correctable error	DIMM4 correctable error	DIMM6 correctable error	DIMM4 correctable error	DIMM2 correctable error	DIMM0 correctable error
56	MPA: DMA CHK3 STS: 4200 0C30 (b31 - 24)							
	Reserved	Reserved	Reserved	Reserved	Hard error	Hard or SHSN error	Hard or Micro error	Micro causal
57	MPA: SEQD1 ERREG ADR L: 4200 0C90 (b07 - 00)							
	Reserved	Reserved	Reserved	CHK1B	DMA CHK3 represent illegal access	SEQD1 decode error	SEQD1 encode error	SEQD1 status parity error
58	MPA: SEQD1TM ERREG: 4200 0C28 (b04 - 00) / LOG SEQD7L ERRSTS: 4200 0EE4 (b00)							
	Reserved	Reserved	SEQD1 timer count parity error				SEQD1 timeout error	SEQD7 hard error
59	MPA: SEQD2 ERR ADR L A: 4200 0D84 (b02) / SEQD2TM A ERREG: 4200 0C48 (04 - 00)							
	Reserved	Reserved	SEQD2_A status parity error	SEQD2 A timer count parity error				SEQD2 A timeout error
5A	MPA: SEQD2 ERR ADR L B: 4200 0DA4 (b02) / SEQD2TM B ERREG: 4200 0C58 (04 - 00)							
	Reserved	Reserved	SEQD2_B status parity error	SEQD2 B timer count parity error				SEQD2 B timeout error
5B	MPA: SEQD2 ERR ADR L C: 4200 0DC4 (b02) / SEQD2TM C ERREG: 4200 0C68 (04 - 00)							
	Reserved	Reserved	SEQD2_C status parity error	SEQD2 C timer count parity error				SEQD2 C timeout error
5C	MPA: SEQD2 ERR ADR L D: 4200 0DE4 (b02) / SEQD2TM D ERREG: 4200 0C78 (04 - 00)							
	Reserved	Reserved	SEQD2_D status parity error	SEQD2 D timer count parity error				SEQD2 D timeout error
5D	MPA: REGD1 ERR ADR AC: 4200 0CD8 (b07 - 00)							
	Data parity error				Four steps buffer pointer error			
5E	MPA: REGD1 ERR ADR BD: 4200 0CF8 (b07 - 00)							
	Data parity error				Four steps buffer pointer error			
5F	MPA: REGD6 ERR ADR AC: 4200 0E80 (b07 -04) / REGD6 ERR ADR BD: 4200 0E84 (b07 -04)							
	AC data parity error				BD data parity error			

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 Byte40-7F(DMA ERROR)(Byte28[bit2-3]=x'11') (3/4)

	0	1	2	3	4	5	6	7
60	MPA: CMP ERREG ADR: 4200 0CB0 (b15, b07 - 04, b00)							
	Reserved	Reserved	SEQD7 error register	SEQD2 D error register	SEQD2 C error register	SEQD2 B error register	SEQD2 A error register	SEQD1 error register
61	MPA: REGD7 ERRSTS2: 4200 0EF8 (b31 – 24)							
	LRC operation error at the time of B or D passing ANYERR at write	LRC operation error at the time of A or C passing ANYERR at write	LRC operation error of B or D passing at write when it is normal	LRC operation error of A or C passing at write when it is normal	Error data parity error at the time of B or D path ANYERR			
62	MPA: REGD7 ERRSTS2: 4200 0EF8 (b23 – 20, 11-08)							
	A or C path LRC parity error	A or C path status byte parity error	B or D path LRC parity error	B or D path status byte parity error	Error data parity error at the time of A or C path ANYERR			
63	MPA: REGD7 ERRSTS3: 4200 0EFC (b07 – 00)							
	A or C path status byte parity error	B or D path status byte parity error	Reserved	Reserved	A or C path turn CRC compeer error	A or C path turn CRC parity error	B or D path turn CRC compeer error	B or D path turn CRC parity error
64	MPA: PKT ERREGD1 ADR: 4200 0C84 (b02 – 00) / BPT ERREG ADR: 4200 0F94 (b28 – 24)							
	SM blockage setting error	Reserved	SM setting error	LM burst length error (lower bound value)	LM burst length error (upper bound value)	LM burst length error	Counter CNT value error	Counter NEXT value error
65	MPA: BPT ERREG ADR: 4200 0F94 (b09 - 08, b01 - 00)							
	Reserved	Reserved	Reserved	Reserved	Buffer read pointer CNT value error	Buffer read pointer NEXT value error	Buffer write pointer CNT value error	Buffer write pointer NEXT value error
66	MPA: CINDEX ERREG ADR: 4200 0F98 (b07 - 00)							
	End information LM address error (lower bound value)	End information LM address error (high bound value)	Base address error (lower bound value)	Base address error (high bound value)	End information LM address error	Base address error	CINDEX counter CNT value error	CINDEX counter NEXT value error
67	MPA: ADRCNT ERREG ADR: 4200 0F9C (b15 – 08)							
	Reserved	Reserved	SM address boundary error	SM address error (lower bound value)	SM address error (high bound value)	SM address error	SM address counter CNT value error	
68	MPA: ADRCNT ERREG ADR: 4200 0F9C (b07 – 00)							
	SM address counter CNT value error			SM address counter NEXT value error				
69	MPA: INC CHK ERR ADR: 4200 0E94 (b07 - 00)							
	Reserved	Reserved	Pindex setting error	Pindex expect value error	Pindex log parity errror	Decode error	Encode error	CST parity error
6A	MPA: START CTL ERR ADR: 4200 0EB0 (b07 - 00)							
	Reserved	Decode error	Encode error	CST parity error	Reserved	SC count error		Pindex over setting error
6B	MPA: DMA RXL CHK ERREG ADR: 4200 0FB0 (b07 - 00)							
	Reserved	Reserved	Reserved	RXL counter parity error				LMRD burst read counter error
6C	MPA: DMA RXLMADR CHK ERREG ADR: 4200 0FB4 (b07 - 00)							
	Reserved	Reserved	Reserved	RXLMADR counter parity error				LMRD ADR setting error
6D	MPA: DMA EOR CHK ERREG ADR: 4200 0FB8 (b07 - 00)							
	Reserved	Reserved	Reserved	EOR counter parity error				EOR setting error
6E	MPA: SHSN A0 ERR: 4210 j100 (b02 – 00) / A0 DTERR RXER: 4210 j208 (b04 – 00) j:8 ~ B (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
6F	MPA: SHSN A1 ERR: 4211 j100 (b02 – 00) / A1 DTERR RXER: 4211 j208 (b04 – 00) j:8 ~ B (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 Byte40-7F(DMA ERROR)(Byte28[bit2-3]=x'11') (4/4)

	0	1	2	3	4	5	6	7
70	MPA: SHSN B0 ERR: 4212 j100 (b02 – 00) / B0 DTERR RXER: 4212 j208 (b04 – 00) j:8 ~ B (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
71	MPA: SHSN B1 ERR: 4213 j100 (b02 – 00) / B1 DTERR RXER: 4213 j208 (b04 – 00) j:8 ~ B (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
72	MPA: SHSN C0 ERR: 4214 j100 (b02 – 00) / C0 DTERR RXER: 4214 j208 (b04 – 00) j:8 ~ B (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
73	MPA: SHSN C1 ERR: 4215 j100 (b02 – 00) / C1 DTERR RXER: 4215 j208 (b04 – 00) j:8 ~ B (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
74	MPA: SHSN D0 ERR: 4216 j100 (b02 – 00) / D0 DTERR RXER: 4216 j208 (b04 – 00) j:8 ~ B (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
75	MPA: SHSN D1 ERR: 4217 j100 (b02 – 00) / D1 DTERR RXER: 4217 j208 (b04 – 00) j:8 ~ B (MP#0 ~ 3)							
	Control system error represent bit	Data system error represent bit	Timeout represent bit	CRC check error detection by return	LRC error detection	ERRINT reception	ANYERR reception	RXSM block parity error detection
76	MPA: DMA CTL: 4400 01D0(b07 – 00)							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	DMA start enable
77	MPA: PRODUCER INDEX: 4400 01C0 (b07 – 00)							
	PRODUCER INDEX							
78	MPA: CONSUMER INDEX: 4400 01C8 (b07 – 00)							
	CONSUMER INDEX							
79	MPA: DMA END INF: 4400 0198 (b55 - 48)							
	DMA ID2							
7A	MPA: DMA END INF: 4400 0198 (b47 - 40)							
	DMA ID1							
7B	MPA: DMA END INF: 4400 0198 (b39 - 32)							
	DMA ID0							
7C	MPA: DMA END INF: 4400 0198 (b31 - 24)							
	Burst read length							
7D	MPA: DMA END INF: 4400 0198 (b23 - 16)							
	Warning A side	Warning B side	Warning C side	Warning D side	Micro setting error	Reserved	CHK3	DMA end
7E	MPA: DMA END INF: 4400 0198 (b15 - 08)							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
7F	Reserved							
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 & Byte34:bit4-7 = 3 (CHK3 Reset) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCBID							
11	LDEV# (One subordinate position byte of logic DKC number is set.)							
12	LDEV# (GDEV#)							
13								
14	CDEV#							
15	REV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP no. 2^1	SP no. 2^0	CTLR no.	DKU physical device number				
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘8’)				Message (x‘1’)			
28	Related internal SSB log number							
29								
2A	Not used (x‘00’)							
2B	Not used (x‘00’)							
2C	Old PSW (Interrupted address)							
2D								
2E								
2F								
30	Internal SSB log number (RESET)							
31								
32	Related RESET detail log number							
33								
34	PCB number				Message code (x‘3’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF81’ : LDEV type = DKU87I / x‘EF81’ : LDEV type = DKU86I)							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 81 & Byte34:bit4-7 = 3 (CHK3 Reset) (2/2)

	0	1	2	3	4	5	6	7
40		Not used (x‘00’)						
41		Not used (x‘00’)						
42		Initialize interface information (rstkindc)						
43		Initialize interface information (inidcodec)						
44		Reset type code (rstkindc)						
45		Reset type code (rstkindoldc)						
46		1st reset type code (firstkindc)						
47		Reset SSB type code (ssbkindc)						
48		Multi reset type code (rstmultil)						
49								
4A								
4B								
4C		Interrupted address						
4D								
4E								
4F								
50		Interrupted operation code						
51								
52								
53								
54		Current LDEV number (from LCT (At the time of DKC x‘00’))						
55								
56		Current LPN number						
57								
58		Reserved						
59								
5A								
5B								
5C								
5D								
5E								
5F								
60								
61								
62								
63								
64								
65								
66								
67								
68								
69								
6A								
6B								
6C								
6D								
6E								
6F								
70								
|								
73								
74								
|								
77								
78		DKCMAIN program counter						
|								
7B								
7C		Reserved						
|								
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 88 & Byte34:b4-7=A & Byte28 = 01 (LCP Failure: CHK-2/ADP I/F Error) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	PCB type		Processor ID (Note)					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘8’)				Message (x‘8’)			
28	LCP error message”(x‘01’:LCP CHK-2/ADP interface error)							
29	LCP error code							
2A								
2B	XR4B (H)							
	BBF OVERRUN	PND OVERRUN	0	0	0	0	0	0
2C	XR4B (L)							
	LRCA ERR	LRCB ERR	BBFP PER	BBIP PER	BBOP PER	PND CK2	CNT PER	REQ CNT OVERRUN
2D	XR3E (H)							
	RBFA APER	RBFB APER	RBFC APER	RBF WRDER	MBFA APER	MBFB APER	MBFC APER	MBF WRDER
2E	XR3E (L)							
	FRM RCTPE	CMP DPER	XFR CHRPER	XFR SEQPER	M-CNT PER	H-CNT PER	0	0
2F	XR55 (H)							
	BUSPE PA	LRCER PA	REQ ER A	ADTDT ER A	0	0	0	0
30	XR55 (L)							
	BUSPE PB	LRCER PB	REQ ER B	ADTDT ER B	0	0	0	0
31								
	Control flag	0	0	STOP (XR49:bit15)	CK2 DTX (XR4A:bit0)	CK2 LIN (XR4A:bit1)	IFERA (XR51:bit12)	IFERB (XR51:bit13)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 88 & Byte34:b4-7=A & Byte28 = 01 (LCP Failure: CHK-2/ADP I/F Error) (2/2)

	0	1	2	3	4	5	6	7
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘A’)			
35	SSID (Low) of self subsystem							
36	Symptom code (x‘FF88’: LDEV type = DKU87I/x‘EF88’: LDEV type = DKU86I)							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							
40	LCP error message (x‘01’)							
41	Key code (x‘04’)							
42	LCP error code							
43								
44	x‘00’							
45	Command code							
46	x‘00’							
47	x‘00’							
48	XR4B							
49								
4A	XR3E							
4B								
4C	XR55							
4D								
4E	Control flag							
4F	x‘00’							
50	Not used							
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 88 & Byte34:b4-7 = A & Byte28 = 02 (LCP Failure: Link Receive Error) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	PCB type		Processor ID (Note)					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘8’)				Message (x‘8’)			
28	LCP error message”(x‘02’:Link receive error)							
29	LCP error code							
2A								
2B	XR36 (H)							
	L-SIG ERR0	L-SIG ERR1	CONN ERR0	CONN ERR1	CONN ERR2	0	0	0
2C	XR37 (H)							
	CONN ERR3	L-SIG ERR	CODE VIOLA	SEQ ERR	CRC ERR	ABORT ERR	PROT ERR0	PROT ERR1
2D	XR37 (L)							
	PROT ERR2	PROT ERR3	PROT ERR4	PROT ERR5	PROT ERR6	PROT ERR7	PROT ERR8	PROT ERR9
2E	XR33 (H)							
	C-SOF ERR	P-SOF ERR	D-EOF ERR	P-EOF ERR	L-SIG ERR	CODE VIOLA	SEQ ERR	CRC ERR
2F	XR33 (L)							
	0	0	0	R-CNT 0	R-CNT 1	R-CNT 2	R-CNT 3	R-CNT 4
30								
	0	0	STOP (XR49:bit15)	ABORT (XR32:bit11)	ER RCV1 (XR4A:bit3)	ER RCV2 (XR4A:bit4)	ER RCV3 (XR4A:bit5)	OTHER (XR51:bit6)
31	XR2A (L)							
	Field Information							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 88 & Byte34:b4-7 = A & Byte28 = 02 (LCP Failure: Link Receive Error) (2/2)

	0	1	2	3	4	5	6	7
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘A’)			
35	SSID (Low) of self subsystem							
36	Symptom code (x‘FF88’: LDEV type = DKU87I/x‘EF88’: LDEV type = DKU86I)							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used (x‘00’)							
3D	Cylinder address							
3E								
3F	Head address							
40	LCP error message (x‘02’)							
41	Key code (x‘04’)							
42	LCP error code							
43								
44	x‘00’							
45	Command code							
46	x‘00’							
47	x‘00’							
48	XR36							
49								
4A	XR37							
4B								
4C	XR33							
4D								
4E	Control flag							
4F	x‘00’							
50	Not used							
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 88 & Byte34:b4-7 = A & Byte28 = 0C (LCP Failure: Long Write Data) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	PCB type		Processor ID (Note)					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘8’)				Message (x‘8’)			
28	LCP error message (x‘0C’:Long Write Data)							
29	LCP error code							
2A								
2B	Request count							
2C								
2D	Received data count							
2E								
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
31	Not used (x‘00’)							
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘A’)			
35	SSID (low) of self subsystem							
36	Symptom Code (x‘FF88’: LDEV type = DKU87I/x‘EF88’: LDEV type = DKU86I)							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used (x‘00’)							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 88 & Byte34:b4-7 = A & Byte28 = 0C (LCP Failure: Long Write Data) (2/2)

	0	1	2	3	4	5	6	7
40	LCP error message (x‘0C’)							
41	Key code (x‘04’)							
42	LCP error code							
43								
44	x‘00’							
45	Command code							
46	x‘00’							
47	x‘00’							
48	Requested count							
49								
4A	Received data count							
4B								
4C	x‘00’							
4D	x‘00’							
4E	x‘00’							
4F	x‘00’							
50	Not used							
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 88 & Byte34:b4-7 = A & Byte28 = 0E (LCP Failure: Timeout) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
–								
05								
06	Format Message							
07	PCB type		Processor ID (Note)					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)					Head address		
27	Format (x‘8’)					Message (x‘8’)		
28	LCP error message (x‘0E’:Timeout)							
29	LCP error code							
2A								
2B	Reason code (*1)							
2C								
2D	XR49 (H)							
	ESYCN	END	RDYOK	RDYRCV	0	CMDFRM	ACPRSP	DATAXF
2E	XR49 (L)							
	XFREND	DEVEND	CNTFLG	EOF	CMPEQ	CMPGT	0	STOP
2F	XR51 (H)							
	CAL PA	CAL PB	RDY	P BSY	CALL	SELTD	CHK1	DCK1
30	XR51 (L)							
	BFBSY	ATTN	0	0	IFERA	IFERB	PA BSY	PB BSY
31	XR48 (H)							
	RUN BSY	RUN TRS	RUN ADP	DAT REQ MOD	XFSTOOP	CDFLG	CMPA	CMPB
32	Module ID							
33	Routine ID							
34	PCB number					Message code (x‘A’)		
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF88’: LDEV type = DKU87I/x‘EF88’: LDEV type = DKU86I)							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 88 & Byte34:b4-7 = A & Byte28 = 0E (LCP Failure: Timeout) (2/2)

	0	1	2	3	4	5	6	7
3A 3B	Configuration information							
3C	Not used (x‘00’)							
3D 3E	Cylinder address							
3F	Head address							
40	LCP error message (x‘0E’)							
41	Key code (x‘04’)							
42 43	LCP error code							
44	x‘00’							
45	Command code							
46	x‘00’							
47	x‘00’							
48 49	Reason code (*1)							
4A	XR49 (H)							
	ESYCN	END	RDYOK	RDYRCV	0	CMDFRM	ACPRSP	DATAXF
4B	XR49 (L)							
	XFREND	DEVEND	CNTFLG	EOF	CMPEQ	CMPGT	0	STOP
4C	XR51 (H)							
	CAL PA	CAL PB	RDY	P BSY	CALL	SELTD	CHK1	DCK1
4D	XR51 (L)							
	BFBSY	ATTN	0	0	IFERA	IFERB	PA BSY	PB BSY
4E	XR48 (H)							
	RUN BSY	RUN TRS	RUN ADP	DAT REQ MOD	XFSTOP	CDFLG	CMPA	CMPB
4F	XR48 (L)							
	DATA XF	RD / WR (0) (1)	1st CCW	RD/WR XFR	MEFLG	BBF SWEEP	BBIP INC	BBIP INC
50 | | 7F	Not used							

*1: Reason code
- x‘FF01’ : (Read) Timeout in waiting for ACP CMD RSP
- x‘FF02’ : (Read) Timeout in waiting for frame header
- x‘FF03’ : (Read) Timeout in waiting for data frame
- x‘FF04’ : (Read) Timeout in waiting for end of data transfer
- x‘FF05’ : (Read) Timeout in waiting for data frame
- x‘FF06’ : (Read) Timeout in waiting for end of data transfer
- x‘FF07’ : (Read) Timeout in waiting for command frame
- x‘FF08’ : (Read) Timeout in waiting for DATA REQ
- x‘FF09’ : (Read) Timeout in waiting for status
- x‘FFF1’ : (Write) Timeout in waiting for ACP CMD RSP
- x‘FFF2’ : (Write) Timeout in waiting for first data
- x‘FFF3’ : (Write) Timeout in waiting for frame header
- x‘FFF4’ : (Write) Timeout in waiting for frame header
- x‘FFF5’ : (Write) Timeout in waiting for frame header
- x‘FFF6’ : (Write) Timeout in waiting for command frame
- x‘FFF7’ : (Write) Timeout in waiting for frame header
- x‘FFF8’ : (Write) Timeout in waiting for end of data transfer
- x‘FFF9’ : (Write) Timeout in waiting for status

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 88 & Byte34:b4-7 = A & Byte28 ≠ 01/02/0C/0E (LCP Failure: Others) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	PCB type		Processor ID (Note)					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘8’)				Message (x‘8’)			
28	LCP error message (*1)							
29	LCP error code							
2A								
2B	Not used (x‘00’)							
2C	Not used (x‘00’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
31	Not used (x‘00’)							
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘A’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF88’: LDEV type = DKU87I/x‘EF88’: LDEV type = DKU86I)							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used (x‘00’)							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 88 & Byte34:b4-7 = A & Byte28 ≠ 01/02/0C/0E (LCP Failure: Others) (2/2)

	0	1	2	3	4	5	6	7
40	LCP error message (*1)							
41	Key code (x‘04’)							
42	LCP error code							
43								
44	x‘00’							
45	Command code							
46	x‘00’							
47	x‘00’							
48	x‘00’							
49	x‘00’							
4A	x‘00’							
4B	x‘00’							
4C	x‘00’							
4D	x‘00’							
4E	x‘00’							
4F	x‘00’							
50	Not used							
7F								

*1: LCP error message
x‘00’ : No message
x‘08’ : Transmission error
x‘09’ : Protocol error
x‘0D’ : Retry abort

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 & Byte0D Bit2 = 0 (ESCON/FICON CHA CHK2)

	0	1	2	3	4	5	6	7
00 – 05		Time stamp						
06		Format Message						
07		Processor ID						
08 – 09		System error code						
0A – 0B		JCB#						
0C		REQ ID						
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP REPORT	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10		JCB ID						
11		LDEV#high (Logical DKC#)						
12 – 13		LDEV#low (LDEV# in Logical DKC)						
14		CDEV#						
15		RDEV#						
16 – 17		SSB log number						
18 – 19		Related failure log number						
1A – 1B		Related SIM log number						
1C – 1D		Related SSB log number						
1E		Reserved						
1F		SCB						
20 – 22		Basic SSB						
23		Count						
24		Device address						
25		Cylinder address (low)						
26		Cylinder address (high)				Head address		
27		Format (x‘8’)				Message (x‘9’)		
28		Subcode						
29 – 31		Detail Information (See following pages)						
32		Module ID						
33		Routine ID						
34		PCB number (*1)				Message code (x‘0’)		
35		SSID of self subsystem (low)						
36 – 37		Symptom code (x‘FF89’ : LDEV type = 6587 / x‘EF89’ : LDEV type = 6586) (This information is not fixed until DKC reports SSB to HOST.)						
38		Log and message control (x‘00’)						
39		Program action code (x‘00’)						
3A – 3B		Configuration information						
3C		Not used						
3D – 3E		Cylinder address						
3F		Head address						
40 – 7F		Detail Information (See following pages)						

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 & Byte0D Bit2 = 1 (FIBRE CHA CHK2)

	0	1	2	3	4	5	6	7
00 – 05	Time stamp							
06	Format Message							
07	Processor ID							
08 – 09	System error code							
0A – 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP REPORT	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV#high (Logical DKC#)							
12 – 13	LDEV#low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 – 17	SSB log number							
18 – 19	Related failure log number							
1A – 1B	Related SIM log number							
1C – 1D	Related SSB log number							
1E	Reserved							
1F	SCB							
20	Inf valid	Err code						
21	Segment Number							
22	Filemark	ECM	ILI	Reserved	Sense Key			
23 – 26	Information bytes							
27	Format (x‘8’)				Message (x‘9’)			
28	Subcode							
29 – 31	Detail Information (See following pages)							
32 – 33	Reserved							
34	Module ID 1							
35	Routine ID1							
36	Module ID 2							
37	Routine ID2							
38	Master Path Number							
39	SCSI Initiator ID							
3A	SCSI Target ID							
3B	Logical Unit Number							
3C	SCSI Command Code							
3D	Processor Number							
3E – 3F	LDEV#							
40 – 7F	Detail Information (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte28-31 Detail

(1) Byte28 = 01

	0	1	2	3	4	5	6	7
28	Subcode (x'01' : ESCON I/F CHA – Abnormal Cache Slot Status 1, (*1))							
29	Slot Status							
2A								
2B								
2C								
2D	WRITE in Progress	Make GAP	Execute ERASE	Update HA/R0	Update BM	Not used		
2E	SubBlock Number for Ready Response to Transfer							
2F	Start SubBlock Number for Incompletet Recode							
30	End SubBlock Number for Incompletet Recode							
31	Reserved							

*1: Expect for cache ECC/LRC error has been detected in read side.

*2: ① Module ID = 55 : After synchronous destage, cache slot with dirty attribute has been detected.
② Module ID ≠ 55 : In internal search or orientation process, incomplete subblock has been detected.

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte28-31 Detail

(2) Byte28 = 02

	0	1	2	3	4	5	6	7
28	Subcode (x'02' : ESCON I/F CHA – Abnormal Cache Slot Status 1, (*1))							
29	Slot Status							
2A								
2B								
2C								
2D	WRITE in Progress	Make GAP	Execute ERASE	Update HA/R0	Update BM	Not used		
2E	SubBlock Number for Ready Response to Transfer							
2F	Start SubBlock Number for Incompletet Recode							
30	End SubBlock Number for Incompletet Recode							
31	Reserved							

*1: Expect for cache ECC/LRC error has been detected in read side.

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte28-31 Detail

(3) Byte28 = 20/28/A0/A8

	0	1	2	3	4	5	6	7
28	Subcode (x‘20’ or x‘A0’ : Fibre I/F CHA CHK2 - DMA/PMA Timeout, x‘28’ or x‘A8’ : Fibre I/F CHA CHK2 - DMA/PMA Error)							
29	OHUB::DAnXFS0							
	XFREND	(Not used)	(Not used)	(Not used)	MPABORT	HWABORT	SUSABORT	DMA CANCEL
2A	OHUB::DAnXFS0							
	CHK2	CHK2A	CHK2B	CHK2C	CHK2D	CHK1B	(Not used)	(Not used)
2B	OHUB::DAnXFS0							
	DMA REQID							
2C	OHUB::DAnXFS0							
	DMA PID							
2D	OHUB::DAnPL_WD11							
	(Not used)	(Not used)	(Not used)	XFRPATH ‘00000’: DXBF -> LM, ‘00001’: LM -> DXBF, ‘00010’: DXBF -> CHSN, ‘00011’: CHSN -> DXBF, ‘00100’: LM -> CHSN, ‘00101’: CHSN -> LM, ‘00110’: PCI → DXBF → CHSN, ‘00111’: CHSN → DXBF → PCI ‘01000’: PCI → CHSN(target), ‘01001’: CHSN → PCI(target),, ‘01010’: PCI → CHSN(master), ‘01011’: CHSN → PCI(master), ‘01110’: PCI → LM, ‘01111’: LM → PCI, ‘10001’: CACHE Copy, ‘01011’: CACHE Format write				
2E	OHUB::DAnPL_WD11							
	CHSNMD ‘0000’: Normal Write, ‘0010’: Read ‘0100’: Double Write, ‘0110’: CtoC Copy ‘0110’: CinC Copy				CFMD ‘00’: None ‘01’: with LRC ‘10’: with LA/LRC		INTMSK	PARM LRC CHK
2F	OHUB::DAnPL_WD11							
	EDC	OCRC	ENDIAN CHANG	(Not used)	CCF SLRC CHK	(Not used)	CCF SP ACS	CCF DIAG ACS
30	OHUB::DAnPL_WD11							
	UINF			(Not used)	(Not used)	(Not used)	BITMAP ENABLE	CHN FLAG 0: None 1: Chain
31	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte28-31 Detail

(4) Byte28 = 30/B0

	0	1	2	3	4	5	6	7
28	Subcode (x‘30’ or x‘B0’: Fibre I/F CHA CHK2 - CDMA ERR)							
29	OHUB::CXFS							
	XFREND	(Not used)	(Not used)	(Not used)	ABORT	(Not used)	(Not used)	(Not used)
2A	OHUB::CXFS							
	CHK2	(Not used)	CHK2B	(Not used)	CDMA0CK	CDMA1CK	CDMA2CK	CDMA3CK
2B	OHUB::CXFS							
	REQID							
2C	OHUB::CXFS							
	LOP							
2D	OHUB::CPARM							
	PATH ‘000’: MYLM -> MP0LM ‘100’: MYLM <- MP0LM ‘001’: MYLM -> MP1LM ‘101’: MYLM <- MP1LM ‘010’: MYLM -> MP2LM ‘110’: MYLM <- MP2LM ‘011’: MYLM -> MP3LM ‘111’: MYLM <- MP3LM				(Not used)	(Not used)	(Not used)	(Not used)
2E	OHUB::CPARM							
	DATAL				(Not used)	(Not used)	(Not used)	(Not used)
2F	OHUB::CPARM							
	REQID							
30	OHUB::CPARM							
	BANK							
31	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte28-31 Detail

(5) Byte28 = 40

	0	1	2	3	4	5	6	7
28	Subcode (x'40' : FICON I/F CHA CHK2 - DMA/PMA Timeout)							
29	MHUB::CHUBCHK2AB							
	(Not used)	(Not used)	(Not used)	(Not used)	PMA3 CHK2B	PMA2 CHK2B	PMA1 CHK2B	PMA0 CHK2B
2A	MHUB::CHUBCHK2AB							
	DMA3B CHK2B	DMA3A CHK2B	DMA2B CHK2B	DMA2A CHK2B	DMA1B CHK2B	DMA1A CHK2B	DMA0B CHK2B	DMA0A CHK2B
2B	MHUB::CHUBCHK2AB							
	(Not used)	(Not used)	DXBF1 CHK2A	DXBF0 CHK2A	(Not used)	(Not used)	(Not used)	(Not used)
2C	MHUB::CHUBCHK2AB							
	(Not used)	(Not used)	BFCTL1 CHK2A	BFCTL0 CHK2A	BRG3 CHK2A	BRG2 CHK2A	BRG1 CHK2A	BRG0 CHK2A
2D	MHUB::CHUBCHK2CD							
	(Not used)	(Not used)	(Not used)	(Not used)	PMA3 CHK2D	PMA2 CHK2D	PMA1 CHK2D	PMA0 CHK2D
2E	MHUB::CHUBCHK2CD							
	DMA3B CHK2D	DMA3A CHK2D	DMA2B CHK2D	DMA2A CHK2D	DMA1B CHK2D	DMA1A CHK2D	DMA0B CHK2D	DMA0A CHK2D
2F	MHUB::CHUBCHK2CD							
	(Not used)	(Not used)	(Not used)	(Not used)	PMA3 CHK2C	PMA2 CHK2C	PMA1 CHK2C	PMA0 CHK2C
30	MHUB::CHUBCHK2CD							
	DMA3B CHK2C	DMA3A CHK2C	DMA2B CHK2C	DMA2A CHK2C	DMA1B CHK2C	DMA1A CHK2C	DMA0B CHK2C	DMA0A CHK2C
31	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte28-31 Detail

(6) Byte28 = 48 (DMA/PMA Error)

	0	1	2	3	4	5	6	7
28	Subcode (x'48' : FICON I/F CHA CHK2 - DMA/PMA Error)							
29	MHUB::DAnXFS0							
	XFREND	(Not used)	HALT I/O	TRUNCAT	MPABORT	HWABORT	SUSABORT	DMYEND
2A	MHUB::DAnXFS0							
	CHK2	CHK2A	CHK2B	CHK2C	CHK2D	(Not used)	(Not used)	(Not used)
2B	MHUB::DAnXFS0							
	REQID					(Not used)	(Not used)	(Not used)
2C	MHUB::DAnXFS0							
	(Not used)	(Not used)	(Not used)	PID				
2D	MHUB::DAnPCHK2STS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	LNUM ERR	PIP ERR
2E	MHUB:: DAnPCHK2STS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	PCIATRBS PARITY ERR	PCICNTS PARITY ERR	LMADRS PARITY ERR
2F	MHUB:: DAnPCHK2STS							
	STATUS PARITY ERR	PARADTL PARITY ERR	PARADTH PARITY ERR	FETCHINC PARITY ERR	(Not used)	(Not used)	(Not used)	PCIST PARITY ERR
30	MHUB:: DAnPCHK2STS							
	(Not used)	PCIATRBF PARITY ERR	PCICNTF PARITY ERR	LMADRF PARITY ERR	STP PARITY ERR	POP PARITY ERR	(Not used)	PARAM LRC ERR
31	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte28-31 Detail

(7) Byte28 = 48 (CDMA Error)

	0	1	2	3	4	5	6	7
28	Subcode (x'48', : FICON I/F CHA CHK2 - CDMA Error)							
29	MHUB::CXFC							
	Transfer address Byte0							
2A	MHUB::CXFC							
	Transfer address Byte1							
2B	MHUB::CXFC							
	Transfer address Byte2							
2C	MHUB::CXFC							
	Transfer address Byte3							
2D	MHUB::CXFS							
	XFREND	(Not used)	(Not used)	(Not used)	MPABORT	(Not used)	(Not used)	(Not used)
2E	MHUB::CXFS							
	CHK2	(Not used)	CHK2B	(Not used)	(Not used)	(Not used)	Five2 MCK	FIve0 MCK
2F	MHUB::CXFS							
	B1WCHK1	B0WCHK1	A1WCHK1	A0WCHK1	(Not used)	(Not used)	(Not used)	(Not used)
30	MHUB::CXFS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	XMODE
31	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte28-31 Detail

(8) Byte28 = 60

	0	1	2	3	4	5	6	7
28	Subcode (x'60' : ESCON I/F CHA CHK2 - DMA CHK2)							
29	ESA::XFS							
	XFREND	(Not used)	(Not used)	(Not used)	CHK2	CHK2A	CHK2B	CHK2C
2A	ESA::XFS							
	CHK2D	TRUN CATION	HALT I/O	SEARCH DASD = CPU	SEARCH DASD > CPU	SEARCH DASD < CPU	(Not used)	ABORT Detected
2B	ESA::XFS							
	(Not used)	(Not used)	(Not used)	(Not used)	MICRO ABORT	HARD ABORT	Force CHK1 Detected	Force CHK2 Detected
2C	ESA::XFS							
	NEXT SEG ADR REG STATUS	(Not used)	(Not used)	(Not used)	(Not used)	NEXT SEG ADR WAIT	PFC ZERO	(Not used)
2D	ESA::PSTS WD5							
	TAG#							
2E	ESA::XFC							
	ENBL XFR	EXEC XFR	(Not used)	(Not used)	(Not used)	CBP PNT INC STOP	CACHE I/O MODE	SSD MODE
2F	ESA::XFC							
	Data Transfer Path: 0: ESCON =>CACHE 3:CBUF => ESCON 6: CACHE => CBUF 8: CACHE SEARCH B: CACHE COPY		2: ESCON => CBUF 4: CACHE =>ESCON 7:CBUF => ESCON 9: CBUF SEARCH		U-MODE (504B SB FORMAT)	(Not used)	(Not used)	WR FBA MODE
30	ESA::XFC							
	(Not used)	ABORT EXEC	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
31	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte28-31 Detail

(9) Byte28 = 6F

	0	1	2	3	4	5	6	7
28	Subcode (x'6F' : ESCON I/F CHA CHK2 - DMA Timeout)							
29	ESA::XFS							
	XFREND	(Not used)	(Not used)	(Not used)	CHK2	CHK2A	CHK2B	CHK2C
2A	ESA::XFS							
	CHK2D	TRUN CATION	HALT I/O	SEARCH DASD = CPU	SEARCH DASD > CPU	SEARCH DASD < CPU	(Not used)	ABORT Detected
2B	ESA::XFS							
	(Not used)	(Not used)	(Not used)	(Not used)	MICRO ABORT	HARD ABORT	Force CHK1 Detected	Force CHK2 Detected
2C	ESA::XFS							
	NEXT SEG ADR REG STATUS	(Not used)	(Not used)	(Not used)	(Not used)	NEXT SEG ADR WAIT	PFC ZERO	(Not used)
2D	ESA::PSTS WD5							
	TAG#							
2E	ESA::XFC							
	ENBL XFR	EXEC XFR	(Not used)	(Not used)	(Not used)	CBP PNT INC STOP	CACHE I/O MODE	SSD MODE
2F	ESA::XFC							
	Data Transfer Path: 0: ESCON => CACHE 2: ESCON => CBUF 3: CBUF => ESCON 4: CACHE => ESCON 6: CACHE => CBUF 7: CBUF => ESCON 8: CACHE SEARCH 9: CBUF SEARCH B: CACHE COPY				U-MODE (504B SB FORMAT)	(Not used)	(Not used)	WR FBA MODE
30	ESA::XFC							
	(Not used)	ABORT Detected	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
31	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte28-31 Detail

(10) Byte28 = 70

	0	1	2	3	4	5	6	7
28	Subcode (x'70' : ESCON I/F CHA CHK2 - EXDMA CHK2 - READ SIDE)							
29	ESA::EXXFS							
	XFREND	Forced Termination	(Not used)	(Not used)	CHK2	(Not used)	(Not used)	(Not used)
2A	ESA::EXXFS							
	(Not used)	CHK2B	CHK2C	CHK2D	WARNING	(Not used)	(Not used)	(Not used)
2B	ESA::EXXFS							
	TAG#							
2C	ESA::EXXFS							
	TAG#							
2D	ESA::EXXFC							
	XFRSTART	(Not used)	(Not used)	(Not used)	(Not used)	XFR PATH: 0: HUR XFR 1: CACHE WRITE 2: CACHE READ 3: CACHE COPY 4: CACHE ERASE		
2E	ESA::EXXFC							
	(Not used)	(Not used)	(Not used)	DTFMT 0: SubBlock 1: Byte	(Not used)	FLRC CHK INH	LA CHK INH	WRSEQ MODE
2F	ESA::EXXFC							
	TAG#							
30	ESA::EXXFC							
	TAG#							
31	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte28-31 Detail

(11) Byte28 = 71

	0	1	2	3	4	5	6	7
28	Subcode (x'71' : ESCON I/F CHA CHK2 - EXDMA CHK2 - WRITE SIDE)							
29	ESA::EXXFS							
	XFREND	Forced Termination	(Not used)	(Not used)	CHK2	(Not used)	(Not used)	(Not used)
2A	ESA::EXXFS							
	(Not used)	CHK2B	CHK2C	CHK2D	WARNING	(Not used)	(Not used)	(Not used)
2B	ESA::EXXFS							
	TAG#							
2C	ESA::EXXFS							
	TAG#							
2D	ESA::EXXFC							
	XFRSTART	(Not used)	(Not used)	(Not used)	(Not used)	XFR PATH: 0: HUR XFR 1: CACHE WRITE 2: CACHE READ 3: CACHE COPY 4: CACHE ERASE		
2E	ESA::EXXFC							
	(Not used)	(Not used)	(Not used)	DTFMT 0: SubBlock 1: Byte	(Not used)	FLRC CHK INH	LA CHK INH	WRSEQ MODE
2F	ESA::EXXFC							
	TAG#							
30	ESA::EXXFC							
	TAG#							
31	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte28-31 Detail

(12) Byte28 = 7F

	0	1	2	3	4	5	6	7
28	Subcode (x'7F' : ESCON I/F CHA CHK2 - EXDMA Timeout)							
29	ESA::EXXFS							
	XFREND	Forced Termination	(Not used)	(Not used)	CHK2	(Not used)	(Not used)	(Not used)
2A	ESA::EXXFS							
	(Not used)	CHK2B	CHK2C	CHK2D	WARNING	(Not used)	(Not used)	(Not used)
2B	ESA::EXXFS							
	TAG#							
2C	ESA::EXXFS							
	TAG#							
2D	ESA::EXXFC							
	XFRSTART	(Not used)	(Not used)	(Not used)	(Not used)	XFR PATH: 0: HUR XFR 1: CACHE WRITE 2: CACHE READ 3: CACHE COPY 4: CACHE ERASE		
2E	ESA::EXXFC							
	(Not used)	(Not used)	(Not used)	DTFMT 0: SubBlock 1: Byte	(Not used)	FLRC CHK INH	LA CHK INH	WRSEQ MODE
2F	ESA::EXXFC							
	TAG#							
30	ESA::EXXFC							
	TAG#							
31	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(1) Byte28 = 01/02 and Byte42 = 58/59

	0	1	2	3	4	5	6	7
40		Causal Key code						
41		Causal Format/Message						
42		Causal Module ID						
43		Causal Routine ID						
44		VDEV / SLOT#						
45								
46								
47								
48		Slot status						
49								
4A								
4B								
4C		Micro Information						
4D								
4E								
4F								
50		Internal Siearch Parameter (Cylinder number)						
51								
52		Internal Siearch Parameter (Head number)						
53		Internal Siearch Parameter (Reacord number)						
54		Micro Information						
55								
56								
57								
58								
59								
5A								
5B								
5C								
5D								
5E		Curent Command Code						
5F		Old Command Code						
60		Micro Information						
61								
62								
63								
64								
65								
66								
67								
68								
69								
6A								
6B								
6C								
6D								
6E								
6F								
70								
71								
72								
73								
74								
75								
76								
77								
78								
79								
7A								
7B								
7C		Record number in CBUF						
7D		Key Length in CBUF						
7E		Data Length in CBUF						
7F								

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(2) Byte28 = 01/02 and Byte42 ≠ 58/59

	0	1	2	3	4	5	6	7
40		Causal Key code						
41		Causal Format/Message						
42		Causal Module ID						
43		Causal Routine ID						
44		Micro Information						
45								
46								
47								
48								
49								
4A								
4B								
4C								
4D								
4E								
4F								
50								
51								
52								
53								
54								
55								
56								
57								
58								
59								
5A								
5B								
5C								
5D								
5E		Curent Command Code						
5F		Old Command Code						
60		Micro Information						
61								
62								
63								
64								
65								
66								
67								
68								
69								
6A								
6B								
6C								
6D								
6E								
6F								
70								
71								
72								
73								
74								
75								
76								
77								
78								
79								
7A								
7B								
7C								
7D								
7E								
7F								

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(3) Byte28 = 20/28/A0/A8 (DMA Error) (1/4)

	0	1	2	3	4	5	6	7
40	OHUB::DnCHK2STS1							
	UDT30 PARITY ERR				RCRCDT PARITY ERR			
41	OHUB::DnCHK2STS1							
	EBFO4 PARITY ERR							
42	OHUB::DnCHK2STS1							
	PPAD ERR	PCRC ERR	ENCODE ERR	F/S LRC ERR	LA COMPARE ERR	EDC ERR	ORCRC ERR	PCRC ERR0
43	OHUB::DnCHK2STS1							
	PCRC ERR1	ST ENCODE ERR0	ST ENCODE ERR1	PATHID ERR0	PATHID ERR1	SLVID ERR0	SLVID ERR1	(Not used)
44	OHUB::DnCHK2STS2							
	2WDERR (CMA)	2WDERR (CL)	CTC ERR	CIC ERR	STS1 VCRC ERR	STS2 VCRC ERR	CIC1 VCRC ERR	CIC2 VCRC ERR
45	OHUB::DnCHK2STS3							
	EBFID1IN PARITY ERR							
46	OHUB::DnCHK2STS3							
	EBFID1IN PARITY ERR							
47	OHUB::DnCHK2STS5							
	CHSN RDDT PARITY ERR							
48	OHUB::DnCHK2STS14							
	ST01 PARITY ERR							
49	OHUB::DnCHK2STS14							
	ST02 PARITY ERR							
4A	OHUB::DnCHK2STS14							
	ST11 PARITY ERR							
4B	OHUB::DnCHK2STS14							
	ST12 PARITY ERR							
4C	OHUB::DnCHK2STS16							
	HSNSEQ CST PARITY ERR	HSNSEQ ENC PARITY ERR	HSNSEQ DEC PARITY ERR	HSNSEQ HWERR	HSNSEQ UERR	(Not used)	(Not used)	(Not used)
4D	OHUB::DnCHK2STS21							
	(Not used)	(Not used)	(Not used)	PMRWSEQ HWERR	PMRWSEQ UERR	(Not used)	(Not used)	(Not used)
4E	OHUB::DnCHK2STS23							
	(Not used)	(Not used)	(Not used)	(Not used)	PTRWSEQ ADRERR	PPCIACS OVERRUN ERR	(Not used)	(Not used)
4F	OHUB::DnCHK2STS26							
	BITMAP SEQ CST PERR	BITMAP SEQ ENC PERR	BITMAP SEQ DEC PERR	BITMAP SEQ HWERR	BITMAP SEQ POINT PERR	BITMAP SEQ UERR	BITMAP SEQ SEGDL PERR0	BITMAP SEQ SEGDL PERR1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(3) Byte28 = 20/28/A0/A8 (DMA Error) (2/4)

	0	1	2	3	4	5	6	7
50	OHUB::DnCHK2STS27							
	DMRTM PARITY ERR				DMRTM TOV1	DMRTM TOV2	(Not used)	(Not used)
51	OHUB::DnCHK2STS28							
	SYNDBF SEQRDCNT PERR	SYNDBF SEQ HWERR	SYNDBF SEQ UERR	SYNDBEBF SEQ BFCERR	(Not used)	(Not used)	(Not used)	(Not used)
52	OHUB::DnCHK2STS29							
	SEQA PARM LRC ERR	SEQA PARM PATH ERR	TK DBEBFSEQ HWERR	XFRLEN SETUP ERR	(Not used)	(Not used)	(Not used)	(Not used)
53	OHUB::DnCHK2STS30							
	CHSN ADR00 PERR	CHSNADR01 PERR				CHSN ADR10 PERR	CHSNADR11 PERR	
54	OHUB::DnCHK2STS30							
	CHSNADR11 PERR	LA0-5 PARITY ERR						
55	OHUB::DnCHK2STS30							
	LA6 PARITY ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
56	OHUB::DMAnSYNERRSTS							
	SYN CONF CK	SYN MD0 CK	SYN MD1 CK	SYN OVRRUN CK	SYN ADR CK	SYN CKDDL0 PCK	SYN CKDDL1 PCK	SYN CKDDL2 PCK
57	OHUB::DnCHK2STS44							
	SET(DBP0) 0ZX DTPERR	SET(DBP0) 0ZX XPTPERR	SET(DBP0) 0ZX XXPTPERR	SET(DBP0) 0ZX YPTPERR	SET(DBP0) 0ZX YYPTPERR	(Not used)	(Not used)	(Not used)
58	OHUB::DnCHK2STS45							
	SET(DBP0) 1ZX DTPERR	SET(DBP0) 1ZX XPTPERR	SET(DBP0) 1ZX XXPTPERR	SET(DBP0) 1ZX YPTPERR	SET(DBP0) 1ZX YYPTPERR	(Not used)	(Not used)	(Not used)
59	OHUB::DnCHK2STS46							
	SER(DBP4) 0ZX DTPERR	SER(DBP4) 0ZX XPTPERR	SER(DBP4) 0ZX XXPTPERR	SER(DBP4) 0ZX YPTPERR	SER(DBP4) 0ZX YYPTPERR	(Not used)	(Not used)	(Not used)
5A	OHUB::DnCHK2STS47							
	SER(DBP4) 1ZX DTPERR	SER(DBP4) 1ZX XPTPERR	SER(DBP4) 1ZX XXPTPERR	SER(DBP4) 1ZX YPTPERR	SER(DBP4) 1ZX YYPTPERR	(Not used)	(Not used)	(Not used)
5B	OHUB::DnCHK2STS48							
	ACKTCNT ATOUT	ACKTCNT TIMCMP PER	ACKTCNT TIMERPER3	ACKTCNT TIMERPER2	ACKTCNT TIMERPER1	ACKTCNT TIMERPER0	ENTTCNT ETOUT	ENTTCNT TIMCMP PER
5C	OHUB::DnCHK2STS48							
	ENTTCNT TIMER PERR3	ENTTCNT TIMER PERR2	ENTTCNT TIMER PERR1	ENTTCNT TIMER PERR0	(Not used)	(Not used)	PLCNTRX CPLCNT PERR1	PLCNTRX CPLCNT PERR0
5D	OHUB::DnCHK2STS48							
	(Not used)	(Not used)	PLCNTRX NPLCNT PERR1	PLCNTRX NPLCNT PERR0	(Not used)	(Not used)	PLCNTTX CPLCNT PERR1	PLCNTTX CPLCNT PERR0
5E	OHUB::DnCHK2STS48							
	(Not used)	(Not used)	PLCNTTX NPLCNT PERR1	PLCNTTX NPLCNT PERR0	RXSEQ DECERR M	(Not used)	RXSEQ ENCERR M	(Not used)
5F	OHUB::DnCHK2STS49							
	RXSEQ HWERR M	(Not used)	RXSEQ SEQPER M	(Not used)	(Not used)	STTCNT STOUT	STTCNT TIMCMP PERR	STTCNT TIMER PERR3

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(3) Byte28 = 20/28/A0/A8 (DMA Error) (3/4)

	0	1	2	3	4	5	6	7
60	OHUB::DnCHK2STS49							
	STTCNT TIMER PERR2	STTCNT TIMER PERR1	STTCNT TIMER PERR0	TXSEQ ACERR M	(Not used)	TXSEQ DECERR M	(Not used)	TXSEQ ENCERR M
61	OHUB::DnCHK2STS49							
	(Not used)	TXSEQ HWERR M	(Not used)	TXSEQ SEQPER M	(Not used)	(Not used)	WAITCNT TIMCMP PER	WAITCNT TIMER PER3
62	OHUB::DnCHK2STS49							
	WAITCNT TIMER PER2	WAITCNT TIMER PER1	WAITCNT TIMER PER0	ENTERR	ACKERR	ERRINT ERR	(Not used)	(Not used)
63	OHUB::DnCHK2STS50							
	DBP1 DTPER							
64	OHUB::DnCHK2STS50							
	(Not used)	DBP3 RXDTPER						
65	OHUB::DnCHK2STS50							
	DBP3 RXDTPER	DBP3 XPTPER	DBP3 XXPTPER	CHABT DECERR M	(Not used)	CHABT ENCERR M	(Not used)	CHABT GNTERR M
66	OHUB::DnCHK2STS50							
	(Not used)	CHABT SEQPER M	(Not used)	CHABT HWERR M	(Not used)	(Not used)	(Not used)	(Not used)
67	OHUB::DnCHK2STS51							
	ACKTCNT ATOUT	ACKTCNT TIMCMP PER	ACKTCNT TIMER PER3	ACKTCNT TIMER PER2	ACKTCNT TIMER PER1	ACKTCNT TIMER PER0	ENTTCNT ETOUT	ENTTCNT TIMCMP PER
68	OHUB::DnCHK2STS51							
	ENTTCNT TIMER PER3	ENTTCNT TIMER PER2	ENTTCNT TIMER PER1	ENTTCNT TIMER PER0	(Not used)	(Not used)	PLCNTRX CPLCNT PER1	PLCNTRX CPLCNT PER0
69	OHUB::DnCHK2STS51							
	(Not used)	(Not used)	PLCNTRX NPLCNT PER1	PLCNTRX NPLCNT PER0	(Not used)	(Not used)	PLCNTTX CPLCNT PER1	PLCNTTX CPLCNT PER0
6A	OHUB::DnCHK2STS51							
	(Not used)	(Not used)	PLCNTTX NPLCNT PER1	PLCNTTX NPLCNT PER0	RXSEQ DECERR M	(Not used)	RXSEQ ENCERR M	(Not used)
6B	OHUB::DnCHK2STS52							
	RXSEQ HWERR M	(Not used)	RXSEQ SEQPER M	(Not used)	(Not used)	STTCNT STOUT	STTCNT TIMCMP PER	STTCNT TIMER PER3
6C	OHUB::DnCHK2STS52							
	STTCNT TIMER PER3	STTCNT TIMER PER2	STTCNT TIMER PER1	TXSEQ ACERR M	(Not used)	TXSEQ DECERR M	(Not used)	TXSEQ ENCERR M
6D	OHUB::DnCHK2STS52							
	(Not used)	TXSEQ HWERR M	(Not used)	TXSEQ SEQPER M	(Not used)	(Not used)	WAITCNT TIMCMP PER	WAITCNT TIMER PER3
6E	OHUB::DnCHK2STS52							
	WAITCNT TIMER PER2	WAITCNT TIMER PER1	WAITCNT TIMER PER0	ENTERR	ACKERR	ERRINT ERR	(Not used)	(Not used)
6F	OHUB::DnCHK2STS53							
	DBP1 DTPER							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(3) Byte28 = 20/28/A0/A8 (DMA Error) (4/4)

	0	1	2	3	4	5	6	7
70	OHUB::DnCHK2STS53							
	(Not used)	DBP3 RXDTPER						
71	OHUB::DnCHK2STS53							
	DBP3 RXDTPER	DBP3 XPTPER	DBP3 XXPTPER	CHABT DECERR M	(Not used)	CHABT ENCERR M	(Not used)	CHABT GNTERR M
72	OHUB::DnCHK2STS53							
	(Not used)	CHABT SEQPER M	(Not used)	CHABT HWERR M	(Not used)	(Not used)	(Not used)	(Not used)
73	OHUB::DnCHK2STS54							
	STATUS0 CHK2	STATUS1 CHK2	ERRINT	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
74	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
75	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
76	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
77	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
78	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
79	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7A	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7B	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7C	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(4) Byte28 = 20/28/A0/A8 (PMA Error) (1/4)

	0	1	2	3	4	5	6	7
40	OHUB::PCHK2STS1							
	EBFO4 PERR							
41	OHUB::PCHK2STS1							
	PPAD ERR	PCRC ERR	ENDCODE ERR	FLRC ERR	STS1 PCRC ERR	STS2 PCRC ERR	STS1 ENDCODE ERR	STS2 ENDCODE ERR
42	OHUB::PCHK2STS1							
	STS1 PATHID ERR	STS2 PATHID ERR	STS1 SLVID ERR	STS2 SLVID ERR	(Not used)	(Not used)	(Not used)	(Not used)
43	OHUB::PCHK2STS2							
	W2DERR1 (CMA)	W2DERR2 (CL)	STS1 VCRC ERR	STS2 VCRC ERR	(Not used)	(Not used)	(Not used)	(Not used)
44	OHUB::PCHK2STS5							
	CHSN RDDT PERR							
45	OHUB::PCHK2STS13							
	LMBUFIND PERR							
46	OHUB::PCHK2STS14							
	ST01 PERR							
47	OHUB::PCHK2STS14							
	ST02 PERR							
48	OHUB::PCHK2STS14							
	ST11 PERR							
49	OHUB::PCHK2STS14							
	ST12 PERR							
4A	OHUB::PCHK2STS17							
	LMCHSEQ SEQ PERR	LMCHSEQ ENC PERR	LMCHSEQ DEC PERR	LMCHSEQ HW ERR	LMCHSEQ UERR	(Not used)	(Not used)	(Not used)
4B	OHUB::PCHK2STS19							
	PMLMSEQ SEQ PERR	PMLMSEQ ENC PERR	PMLMSEQ DEC PERR	PMLMSEQ HW ERR	PMLMSEQ UERR	(Not used)	(Not used)	(Not used)
4C	OHUB::PCHK2STS27							
	DMRTM TOVCNT PERR				DMRTM CNT1 TOV ERR	DMRTM CNT2 TOV ERR	(Not used)	(Not used)
4D	OHUB::PCHK2STS29							
	PARM LRC ERR	PARM PATH ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4E	OHUB::PCHK2STS30							
	CHSN ADR00 PERR	CHSNADR01 PERR				CHSN ADR10 PERR	CHSNADR11 PERR	
4F	OHUB::PCHK2STS30							
	CHSNADR11PERR		(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(4) Byte28 = 20/28/A0/A8 (PMA Error) (2/4)

	0	1	2	3	4	5	6	7
50	OHUB::PCHK2STS44							
	SET(DBP0) 0ZX DTPERR	SET(DBP0) 0ZX XPTPERR	SET(DBP0) 0ZX XXPTPERR	SET(DBP0) 0ZX YPTPERR	SET(DBP0) 0ZX YYPTPERR	(Not used)	(Not used)	(Not used)
51	OHUB::PCHK2STS45							
	SET(DBP0) 1ZX DTPERR	SET(DBP0) 1ZX XPTPERR	SET(DBP0) 1ZX XXPTPERR	SET(DBP0) 1ZX YPTPERR	SET(DBP0) 1ZX YYPTPERR	(Not used)	(Not used)	(Not used)
52	OHUB::PCHK2STS46							
	SER(DBP4) 0ZX DTPERR	SER(DBP4) 0ZX XPTPERR	SER(DBP4) 0ZX XXPTPERR	SER(DBP4) 0ZX YPTPERR	SER(DBP4) 0ZX YYPTPERR	(Not used)	(Not used)	(Not used)
53	OHUB::PCHK2STS47							
	SER(DBP4) 1ZX DTPERR	SER(DBP4) 1ZX XPTPERR	SER(DBP4) 1ZX XXPTPERR	SER(DBP4) 1ZX YPTPERR	SER(DBP4) 1ZX YYPTPERR	(Not used)	(Not used)	(Not used)
54	OHUB::PCHK2STS48							
	ACKTCNT ATOUT	ACKTCNT TIMCMP PER	ACKTCNT TIMER PER3	ACKTCNT TIMER PER2	ACKTCNT TIMER PER1	ACKTCNT TIMER PER0	ENTTCNT ETOUT	ENTTCNT TIMCMP PER
55	OHUB::PCHK2STS48							
	ENTTCNT TIMER PER3	ENTTCNT TIMER PER2	ENTTCNT TIMER PER1	ENTTCNT TIMER PER0	(Not used)	(Not used)	PLCNTRX CPLCNT PER1	PLCNTRX CPLCNT PER0
56	OHUB::PCHK2STS48							
	(Not used)	(Not used)	PLCNTRX NPLCNT PER1	PLCNTRX NPLCNT PER0	(Not used)	(Not used)	PLCNTTX CPLCNT PER1	PLCNTTX CPLCNT PER0
57	OHUB::PCHK2STS48							
	(Not used)	(Not used)	PLCNTTX NPLCNT PER1	PLCNTTX NPLCNT PER0	RXSEQ DECERR M	(Not used)	RXSEQ ENCERR M	(Not used)
58	OHUB::PCHK2STS49							
	RXSEQ HWERR M	(Not used)	RXSEQ SEQPER M	(Not used)	(Not used)	STTCNT STOUT	STTCNT TIMCMP PER	STTCNT TIMER PER3
59	OHUB::PCHK2STS49							
	STTCNT TIMER PER2	STTCNT TIMER PER1	STTCNT TIMER PER0	TXSEQ ACERR M	(Not used)	TXSEQ DECERR M	(Not used)	TXSEQ ENCERR M
5A	OHUB::PCHK2STS49							
	(Not used)	TXSEQ HWERR M	(Not used)	TXSEQ SEQPER M	(Not used)	(Not used)	WAITCNT TIMCMP PER	WAITCNT TIMER PER3
5B	OHUB::PCHK2STS49							
	WAITCNT TIMER PER2	WAITCNT TIMER PER1	WAITCNT TIMER PER0	ENTERR	ACKERR	ERRINTERR	(Not used)	(Not used)
5C	OHUB::PCHK2STS50							
	DBP1 DTPER							
5D	OHUB::PCHK2STS50							
	(Not used)	DBP3 RXDTPER						
5E	OHUB::PCHK2STS50							
	DBP3 RXDTPER	DBP3 XPTPER	DBP3 XXPTPER	CHABT DECERR M	(Not used)	CHABT ENCERR M	(Not used)	CHABT GNTERR M
5F	OHUB::PCHK2STS50							
	(Not used)	CHABT SEQPER M	(Not used)	CHABT HWERR M	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(4) Byte28 = 20/28/A0/A8 (PMA Error) (3/4)

	0	1	2	3	4	5	6	7
60	OHUB::PCHK2STS51							
	ACKTCNT ATOUT	ACKTCNT TIMCMP PER	ACKTCNT TIMER PER3	ACKTCNT TIMER PER2	ACKTCNT TIMER PER1	ACKTCNT TIMER PER0	ENTTCNT ETOUT	ENTTCNT TIMCMP PER
61	OHUB::PCHK2STS51							
	ENTTCNT TIMER PER3	ENTTCNT TIMER PER2	ENTTCNT TIMER PER1	ENTTCNT TIMER PER0	(Not used)	(Not used)	PLCNTRX CPLCNT PER1	PLCNTRX CPLCNT PER0
62	OHUB::PCHK2STS51							
	(Not used)	(Not used)	PLCNTRX NPLCNT PER1	PLCNTRX NPLCNT PER0	(Not used)	(Not used)	PLCNTTX CPLCNT PER1	PLCNTTX CPLCNT PER0
63	OHUB::PCHK2STS51							
	(Not used)	(Not used)	PLCNTTX NPLCNT PER1	PLCNTTX NPLCNT PER0	RXSEQ DECERR M	(Not used)	RXSEQ ENCERR M	(Not used)
64	OHUB::PCHK2STS52							
	RXSEQ HWERR M	(Not used)	RXSEQ SEQPER M	(Not used)	(Not used)	STTCNT STOUT	STTCNT TIMCMP PER	STTCNT TIMER PER3
65	OHUB::PCHK2STS52							
	STTCNT TIMER PER2	STTCNT TIMER PER1	STTCNT TIMER PER0	TXSEQ ACERR M	(Not used)	TXSEQ DECERR M	(Not used)	TXSEQ ENCERR M
66	OHUB::PCHK2STS52							
	(Not used)	TXSEQ HWERR M	(Not used)	TXSEQ SEQPER M	(Not used)	(Not used)	WAITCNT TIMCMP PER	WAITCNT TIMER PER3
67	OHUB::PCHK2STS52							
	WAITCNT TIMER PER2	WAITCNT TIMER PER1	WAITCNT TIMER PER0	ENTERR	ACKERR	ERRINT ERR	(Not used)	(Not used)
68	OHUB::PCHK2STS53							
	DBP1 DTPER							
69	OHUB::PCHK2STS53							
	(Not used)	DBP3 RXDTPER						
6A	OHUB::PCHK2STS53							
	DBP3 RXDTPER	DBP3 XPTPER	DBP3 XXPTPER	CHABT DECERR M	(Not used)	CHABT ENCERR M	(Not used)	CHABT GNTERR M
6B	OHUB::PCHK2STS53							
	(Not used)	CHABT SEQPER M	(Not used)	CHABT HWERR M	(Not used)	(Not used)	(Not used)	(Not used)
6C	OHUB::PCHK2STS54							
	STATUS0 CHK2	STATUS1 CHK2	ERRINT	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(4) Byte28 = 20/28/A0/A8 (PMA Error) (4/4)

	0	1	2	3	4	5	6	7
70	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
71	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
72	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
73	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
74	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
75	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
76	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
77	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
78	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
79	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7A	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7B	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7C	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(5) Byte28 = 30/B0 (CDMA Error) (1/4)

	0	1	2	3	4	5	6	7
40	OHUB::CCHK2BSTS0							
	CDBUF PRMPCK	CDBUF RDTPCK	CDBUF WDTPCK	CDBUF PPCK	CDBUF DCNTPCK	CDBUF DADRPCK	CDBUF DATRPCK	CDBUF DBCNTPCK
41	OHUB::CCHK2BSTS0							
	CDBUF RDTENERR	CDBUF BAINITERR	CDBUF TGTMP WCHK1ERR	CDCTLSEQ PATHPCK	CDSEQ CSTPCK	CDSEQ ENCERR	CDSEQ DECERR	CDSEQ CTLERR
42	OHUB::CCHK2BSTS0							
	CDA0 ACKCK	CDA0 RQCK	CDA0 PCNTPCK	CDA0 PADRPCK	CDA0 PWDTPCK	CDA0 PRDTPCK	CDA0 PPRIERR	CDA0 PORTCK
43	OHUB::CCHK2BSTS0							
	CDA1 ACKCK	CDA1 RQCK	CDA1 PCNTPCK	CDA1 PADRPCK	CDA1 PWDTPCK	CDA1 PRDTPCK	CDA1 PPRIERR	CDA1 PORTCK
44	OHUB::CMODE							
	CLSTEN	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	BANK32MD
45	OHUB::CLIP							
	CDMA Transfer List Pointer							
46	OHUB::CLOP							
	CDMA Transfer List Pointer							
47	OHUB::CLNUM							
	CDMA Transfer List Max. Number							
48	OHUB::CXFI							
	INDEXEN	(Not used)	(Not used)	(Not used)	ABORT	(Not used)	(Not used)	(Not used)
49	OHUB::CXFI							
	CHK2	(Not used)	CHK2B	(Not used)	CDMA0CK	CDMA1CK	CDMA2CK	CDMA3CK
4A	OHUB::CXFI							
	REQID							
4B	OHUB::CXFI							
	BANK							
4C	OHUB::CABORT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	MPABORT
4D	OHUB::CREPAFE							
	CDMARST	(Not used)	(Not used)	YWINGNMI	WCHK1	CHK1B	CHK2	MPABORT
4E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(5) Byte28 = 30/B0 (CDMA Error) (2/4)

	0	1	2	3	4	5	6	7
50	OHUB::CSEQST CDSEQST0							
51	OHUB::CSEQST CDSEQST1							
52	OHUB::CSEQST CDCTLSEQ0							
53	OHUB::CSEQST CDCTLSEQ1							
54	OHUB::CDARBACK ACANYACK				(Not used)	(Not used)	(Not used)	(Not used)
55	OHUB::CDARBACK SAAANYACK				(Not used)	(Not used)	(Not used)	(Not used)
56	OHUB::CDARBACK CDCTLSEQ1				(Not used)	(Not used)	(Not used)	(Not used)
57	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
58	OHUB::CDBUFLOG0							
	(Not used)	(Not used)	(Not used)	(Not used)	CDBUFP			
59	OHUB::CDBUFLOG0 DATALCNT							
5A	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5B	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5C	OHUB::CDBUFLOG1 CDMAPCIADR							
5D	OHUB::CDBUFLOG1 CDMAPCIADR							
5E	OHUB::CDBUFLOG1 CDMAPCIADR							
5F	OHUB::CDBUFLOG1 CDMAPCIADR							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(5) Byte28 = 30/B0 (CDMA Error) (3/4)

	0	1	2	3	4	5	6	7
60	OHUB::CDBUFLOG2 CDMAPCICOUT							
61	OHUB::CDBUFLOG2 CDMAPCICOUT							
62	OHUB::CDBUFLOG2							
	CDMAPCICMD	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
63	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
64	OHUB::CDBUFLOG3 CDMA SPCI ADR							
65	OHUB::CDBUFLOG3 CDMA SPCI ADR							
66	OHUB::CDBUFLOG3 CDMA SPCI ADR							
67	OHUB::CDBUFLOG3 CDMA SPCI ADR							
68	OHUB::CDBUFLOG4 CDMA SPCI COUNT							
69	OHUB::CDBUFLOG4 CDMA SPCI COUNT							
6A	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6B	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6C	OHUB::CLPBA Data Fetch Address							
6D	OHUB::CLPBA Data Fetch Address							
6E	OHUB::CLPBA Data Fetch Address							
6F	OHUB::CLPBA Data Fetch Address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(5) Byte28 = 30/B0 (CDMA Error) (4/4)

	0	1	2	3	4	5	6	7
70	OHUB::CLSBA Status Store Address							
71	OHUB::CLSBA Status Store Address							
72	OHUB::CLSBA Status Store Address							
73	OHUB::CLSBA Status Store Address							
74	OHUB::CLSIBAOFFSET Index sending back Base Address offset							
75	OHUB::CLSIBAOFFSET Index sending back Base Address offset							
76	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
77	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
78	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
79	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7A	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7B	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7C	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(6) Byte28 = 48 (DMA0/CCW Error) (1/4)

	0	1	2	3	4	5	6	7
40	MHUB::D0CBEN							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
41	MHUB::D0CBEN							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
42	MHUB::D0CBEN							
	CBEN00	CBEN01	CBEN02	CBEN03	CBEN04	CBEN05	CBEN06	CBEN07
43	MHUB::D0CBEN							
	CBEN10	CBEN11	CBEN12	CBEN13	CBEN14	CBEN15	CBEN16	CBEN17
44	MHUB::D0BUFGNT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
45	MHUB::D0BUFGNT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
46	MHUB::D0BUFGNT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
47	MHUB::D0BUFGNT							
	(Not used)	(Not used)	(Not used)	(Not used)	BUFCNT3	BUFCNT2	BUFCNT1	BUFCNT0
48	MHUB::DA0CKDDLX							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
49	MHUB::DA0CKDDLX							
	CKDDLX							
4A	MHUB::DA0CKDDLX							
	CKDDLX							
4B	MHUB::DA0CKDDLX							
	CKDDLX							
4C	MHUB::DB0CCNTX							
	DIBCNTX							
4D	MHUB::DB0CCNTX							
	DIBCNTX							
4E	MHUB::DB0CCNTX							
	CCNTX							
4F	MHUB::DB0CCNTX							
	CCNTX							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(6) Byte28 = 48 (DMA0/CCW Error) (2/4)

	0	1	2	3	4	5	6	7
50	MHUB::D0CHKLA0 LA0							
51	MHUB::D0CHKLA0 LA1							
52	MHUB::D0CHKLA0 LA2							
53	MHUB::D0CHKLA0 LA3							
54	MHUB::D0CHKLA1 LA4							
55	MHUB::D0CHKLA1 LA5							
56	MHUB::D0CHKLA1 LA6							
57	MHUB::D0CHKLA1 LA7							
58	MHUB::D0RCVSTS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
59	MHUB::D0RCVSTS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5A	MHUB::D0RCVSTS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5B	MHUB::D0RCVSTS							
	(Not used)	(Not used)	(Not used)	(Not used)	HST 1017VLD	HST 2027VLD	HST 4047VLD	HST 484FVLD
5C	MHUB::DBXFS0							
	CCWEND	(Not used)	Early END	IOSHORT	MPABORT	HWABORT	(Not used)	DMYEND
5D	MHUB::DBXFS0							
	CHK2	CHK2A	CHK2B	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5E	MHUB::DBXFS0 REQID					(Not used)	(Not used)	(Not used)
5F	MHUB::DBXFS0 PID							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(6) Byte28 = 48 (DMA0/CCW Error) (3/4)

	0	1	2	3	4	5	6	7
60	MHUB::DA0PL_WD11							
	XFRPATH ‘0000’: DXBF -> LM ‘0100’: LM -> CHSN ‘0001’: LM -> DXBF ‘0101’: CHSN -> LM ‘0010’: DXBF -> CHSN ‘1000’: No object(copy) ‘0011’: CHSN -> DXBF ‘1001’: Cache format write				CHSNMD ‘0000’: Single write ‘0100’: CinC copy ‘0001’: Read ‘0010’: Duplex write ‘0011’: CtoC copy			
61	MHUB::DA0PL_WD11							
	(Not used)	SBCDSBL	LSTFLD	(Not used)	CFMT		INTMSK	LRCCHK
62	MHUB::DA0PL_WD11							
	EDC	(Not used)	ENDIAN CNG	STIRDSBL	SLRC	(Not used)	SPACS	DIAG
63	MHUB::DA0PL_WD11							
	REQID					MODE		CHN
64	MHUB::DA0PL_WD03P							
	CBP							
65	MHUB::DA0PL_WD03P							
	CBP							
66	MHUB::DA0PL_WD03P							
	CBP							
67	MHUB::DA0PL_WD03P							
	CHSNADR00							
68	MHUB::DA0PL_WD04P							
	CHSNADR01							
69	MHUB::DA0PL_WD04P							
	CHSNADR02							
6A	MHUB::DA0PL_WD04P							
	CHSNADR03							
6B	MHUB::DA0PL_WD04P							
	CHSNADR04							
6C	MHUB::DA0PL_WD05P							
	BOP							
6D	MHUB::DA0PL_WD05P							
	BOP							
6E	MHUB::DA0PL_WD05P							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6F	MHUB::DA0PL_WD05P							
	CHSNADR10							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(6) Byte28 = 48 (DMA0/CCW Error) (4/4)

	0	1	2	3	4	5	6	7
70		MHUB::DA0PL_WD06P CHSNADR11						
71		MHUB::DA0PL_WD06P CHSNADR12						
72		MHUB::DA0PL_WD06P CHSNADR13						
73		MHUB::DA0PL_WD06P CHSNADR14						
74		MHUB::DB0PL_WD00P SOP						
75		MHUB::DB0PL_WD00P SOP						
76		MHUB::DB0PL_WD00P						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
77		MHUB::DB0PL_WD00P						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
78		MHUB::DB0PL_WD02P FBADL						
79		MHUB::DB0PL_WD02P FBADL						
7A		MHUB::DB0PL_WD02P PLDL						
7B		MHUB::DB0PL_WD02P PLDL						
7C		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7D		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7F		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(7) Byte28 = 48 (DMA1 Error) (1/4)

	0	1	2	3	4	5	6	7
40		MHUB::D1CBEN						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
41		MHUB::D1CBEN						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
42		MHUB::D1CBEN						
	CBEN00	CBEN01	CBEN02	CBEN03	CBEN04	CBEN05	CBEN06	CBEN07
43		MHUB::D1CBEN						
	CBEN10	CBEN11	CBEN12	CBEN13	CBEN14	CBEN15	CBEN16	CBEN17
44		MHUB::D1BUFGNT						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
45		MHUB::D1BUFGNT						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
46		MHUB::D1BUFGNT						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
47		MHUB::D1BUFGNT						
	(Not used)	(Not used)	(Not used)	(Not used)	BUFCNT3	BUFCNT2	BUFCNT1	BUFCNT0
48		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
49		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4A		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4B		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4C		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4D		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4E		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4F		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(7) Byte28 = 48 (DMA1 Error) (2/4)

	0	1	2	3	4	5	6	7
50		MHUB::D1CHKLA0 LA0						
51		MHUB::D1CHKLA0 LA1						
52		MHUB::D1CHKLA0 LA2						
53		MHUB::D1CHKLA0 LA3						
54		MHUB::D1CHKLA1 LA4						
55		MHUB::D1CHKLA1 LA5						
56		MHUB::D1CHKLA1 LA6						
57		MHUB::D1CHKLA1 LA7						
58		MHUB::D1RCVSTS						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
59		MHUB::D1RCVSTS						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5A		MHUB::D1RCVSTS						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5B		MHUB::D1RCVSTS						
	(Not used)	(Not used)	(Not used)	(Not used)	HST 1017VLD	HST 2027VLD	HST 4047VLD	HST 484FVLD
5C		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5D		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5E		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5F		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(7) Byte28 = 48 (DMA1 Error) (3/4)

	0	1	2	3	4	5	6	7
60	MHUB::DA1PL_WD11							
	XFRPATH ‘0000’: DXBF -> LM ‘0100’: LM -> CHSN ‘0001’: LM -> DXBF ‘0101’: CHSN -> LM ‘0010’: DXBF -> CHSN ‘1000’: No object(copy) ‘0011’: CHSN -> DXBF ‘1001’: Cache format write				CHSNMD ‘0000’: Single write ‘0100’: CinC copy ‘0001’: Read ‘0010’: Duplex write ‘0011’: CtoC copy			
61	MHUB::DA1PL_WD11							
	(Not used)	SBCDSBL	LSTFLD	(Not used)	CFMT		INTMSK	LRCCHK
62	MHUB::DA1PL_WD11							
	EDC	(Not used)	ENDIAN CNG	STIRDSBL	SLRC	(Not used)	SPACS	DIAG
63	MHUB::DA1PL_WD11							
	REQID					MODE		CHN
64	MHUB::DA1PL_WD03P							
	CBP							
65	MHUB::DA1PL_WD03P							
	CBP							
66	MHUB::DA1PL_WD03P							
	CBP							
67	MHUB::DA1PL_WD03P							
	CHSNADR00							
68	MHUB::DA1PL_WD04P							
	CHSNADR01							
69	MHUB::DA1PL_WD04P							
	CHSNADR02							
6A	MHUB::DA1PL_WD04P							
	CHSNADR03							
6B	MHUB::DA1PL_WD04P							
	CHSNADR04							
6C	MHUB::DA1PL_WD05P							
	BOP							
6D	MHUB::DA1PL_WD05P							
	BOP							
6E	MHUB::DA1PL_WD05P							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6F	MHUB::DA1PL_WD05P							
	CHSNADR10							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(7) Byte28 = 48 (DMA1 Error) (4/4)

	0	1	2	3	4	5	6	7
70		MHUB::DA1PL_WD06P CHSNADR11						
71		MHUB::DA1PL_WD06P CHSNADR12						
72		MHUB::DA1PL_WD06P CHSNADR13						
73		MHUB::DA1PL_WD06P CHSNADR14						
74		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
75		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
76		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
77		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
78		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
79		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7A		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7B		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7C		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7D		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7F		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(8) Byte28 = 48 (PMA Error) (1/4)

	0	1	2	3	4	5	6	7
40	MHUB::P_CBEN							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
41	MHUB::P_CBEN							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
42	MHUB::P_CBEN							
	CBEN00	CBEN01	CBEN02	CBEN03	CBEN04	CBEN05	CBEN06	CBEN07
43	MHUB::P_CBEN							
	CBEN10	CBEN11	CBEN12	CBEN13	CBEN14	CBEN15	CBEN16	CBEN17
44	MHUB::P_BUFGNT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
45	MHUB::P_BUFGNT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
46	MHUB::P_BUFGNT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
47	MHUB::P_BUFGNT							
	(Not used)	(Not used)	(Not used)	(Not used)	BUFGNT3	BUFGNT2	BUFGNT1	BUFGNT0
48	MHUB::P_RCVSTS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
49	MHUB::P_RCVSTS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4A	MHUB::P_RCVSTS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4B	MHUB::P_RCVSTS							
	(Not used)	(Not used)	(Not used)	(Not used)	HST 1017VLD	HST 2027VLD	HST 4047VLD	HST 484FVLD
4C	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(8) Byte28 = 48 (PMA Error) (2/4)

	0	1	2	3	4	5	6	7
50	MHUB::P_PL_WD00							
	FBADL							
51	MHUB::P_PL_WD00							
	FBADL							
52	MHUB::P_PL_WD00							
	CKDDL	FBADL	CHSNADR	PATH	INTMSK	CCF	REQID	CHSNFMT
53	MHUB::P_PL_WD00							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
54	MHUB::P_PL_WD01							
	XFRPATH				CHSNMD			
55	MHUB::P_PL_WD01							
	CKDDL							
56	MHUB::P_PL_WD01							
	CKDDL							
57	MHUB::P_PL_WD01							
	CKDDL							
58	MHUB::P_PL_WD02							
	CBP							
59	MHUB::P_PL_WD02							
	CBP							
5A	MHUB::P_PL_WD02							
	CBP							
5B	MHUB::P_PL_WD02							
	CHSNADR00							
5C	MHUB::P_PL_WD03							
	CHSNADR01							
5D	MHUB::P_PL_WD03							
	CHSNADR02							
5E	MHUB::P_PL_WD03							
	CHSNADR03							
5F	MHUB::P_PL_WD03							
	CHSNADR04							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(8) Byte28 = 48 (PMA Error) (3/4)

	0	1	2	3	4	5	6	7
60	MHUB::P_PL_WD04							
	SLRC	RSV0	SPACS	DIAG	CFMT		STIRDSBL	LRCCHK
61	MHUB::P_PL_WD04							
	REQID					ENDIAN CNG	INTMSK	CHN
62	MHUB::P_PL_WD04							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
63	MHUB::P_PL_WD04							
	CHSNADR10							
64	MHUB::P_PL_WD05							
	CHSNADR11							
65	MHUB::P_PL_WD05							
	CHSNADR12							
66	MHUB::P_PL_WD05							
	CHSNADR13							
67	MHUB::P_PL_WD05							
	CHSNADR14							
68	MHUB::P_PL_WD03P							
	CHSNADR01							
69	MHUB::P_PL_WD03P							
	CHSNADR02							
6A	MHUB::P_PL_WD03P							
	CHSNADR03							
6B	MHUB::P_PL_WD03P							
	CHSNADR04							
6C	MHUB::P_PL_WD04P							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6D	MHUB::P_PL_WD04P							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6E	MHUB::P_PL_WD04P							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6F	MHUB::P_PL_WD04P							
	CHSNADR10							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(8) Byte28 = 48 (PMA Error) (4/4)

	0	1	2	3	4	5	6	7
70		MHUB::P_PL_WD05P CHSNADR11						
71		MHUB::P_PL_WD05P CHSNADR12						
72		MHUB::P_PL_WD05P CHSNADR13						
73		MHUB::P_PL_WD05P CHSNADR14						
74		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
75		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
76		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
77		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
78		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
79		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7A		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7B		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7C		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7D		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7F		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(9) Byte28 = 48 (CDMA Error) (1/4)

	0	1	2	3	4	5	6	7
40	MHUB::CABORT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
41	MHUB::CABORT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
42	MHUB::CABORT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
43	MHUB::CABORT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	HWABORT	MPABORT
44	MHUB::CCHK1BSTS							
	XRADRPCK	XRBEPCK	XRWDT PCK	(Not used)	INVPCISCK	INVLSBA CK	(Not used)	(Not used)
45	MHUB::CCHK1BSTS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
46	MHUB::CCHK1BSTS							
	CDCPADR PCK	CDCPATR PCK	CDCPORT CK	CDCPSEQ CK	CDCSEQ CK	(Not used)	(Not used)	(Not used)
47	MHUB::CCHK1BSTS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
48	MHUB::CCHK2BSTS0							
	INVPATH CK	INVPCIW CK	INVPCIR CK	(Not used)	INVXFC CK	INVLPBA CK	(Not used)	(Not used)
49	MHUB::CCHK2BSTS0							
	REGRADR PCK	REGWADR PCK	REGSADR PCK	(Not used)	REGRATR PCK	REGWATR PCK	EGSATR PCK	(Not used)
4A	MHUB::CCHK2BSTS0							
	CDPPADR PCK	CDPPATR PCK	CDPPCNT PCK	CDPBIP PCK	CDPBOP PCK	CDPSEQ CK	(Not used)	(Not used)
4B	MHUB::CCHK2BSTS0							
	CDBDT PCK	CDBLRC CK	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4C	MHUB::CCHK2BSTS1							
	CDA0ACK CK	CDA0RQ CK	CDA0PCNT PCK	CDA0PATR PCK	CDA0PADR PCK	CDA0PWDT PCK	CDA0PRDT PCK	CDA0PORT CK
4D	MHUB::CCHK2BSTS1							
	CDA1ACK CK	CDA1RQ CK	CDA1PCNT PCK	CDA1PATR PCK	CDA1PADR PCK	CDA1PWDT PCK	CDA1PRDT PCK	CDA1PORT CK
4E	MHUB::CCHK2BSTS1							
	CDA2ACK CK	CDA2RQ CK	CDA2PCNT PCK	CDA2PATR PCK	CDA2PADR PCK	CDA2PWDT PCK	CDA2PRDT PCK	CDA2PORT CK
4F	MHUB::CCHK2BSTS1							
	CDA3ACK CK	CDA3RQ CK	CDA3PCNT PCK	CDA3PATR PCK	CDA3PADR PCK	CDA3PWDT PCK	CDA3PRDT PCK	CDA3PORT CK

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(9) Byte28 = 48 (CDMA Error) (2/4)

	0	1	2	3	4	5	6	7
50		MHUB::CDCSTS CDCSTS1						
51		MHUB::CDCSTS CDCSTS1						
52		MHUB::CDCSTS CDCSTS0						
53		MHUB::CDCSTS CDCSTS0						
54		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
55		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
56		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
57		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
58		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
59		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5A		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5B		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5C		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5D		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5E		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5F		Reserved						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(9) Byte28 = 48 (CDMA Error) (3/4)

	0	1	2	3	4	5	6	7
60	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
61	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
62	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
63	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
64	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
65	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
66	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
67	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
68	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
69	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6A	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6B	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6C	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(9) Byte28 = 48 (CDMA Error) (4/4)

	0	1	2	3	4	5	6	7
70	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
71	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
72	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
73	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
74	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
75	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
76	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
77	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
78	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
79	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7A	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7B	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7C	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(10) Byte28 = 40 (DMA Error) (1/4)

	0	1	2	3	4	5	6	7
40	MHUB::DAnLIP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
41	MHUB::DAnLIP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
42	MHUB::DAnLIP							
	DMA Transfer List Pointer							
43	MHUB::DAnLIP							
	DMA Transfer List Pointer							
44	MHUB::DAnLOP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
45	MHUB::DAnLOP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
46	MHUB::DAnLOP							
	DMA Transfer List Pointer							
47	MHUB::DAnLOP							
	DMA Transfer List Pointer							
48	MHUB::DAnPOP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
49	MHUB::DAnPOP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4A	MHUB::DAnPOP							
	Transfer Parameter Pointer							
4B	MHUB::DAnPOP							
	Transfer Parameter Pointer							
4C	MHUB::DAnSTP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4D	MHUB::DAnSTP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4E	MHUB::DAnSTP							
	Transfer Status Cue Pointer							
4F	MHUB::DAnSTP							
	Transfer Status Cue Pointer							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(10) Byte28 = 40 (DMA Error) (2/4)

	0	1	2	3	4	5	6	7
50	MHUB::DAnPRLIP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
51	MHUB::DAnPRLIP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
52	MHUB::DAnPRLIP							
	DMA Priority Transfer List Pointer							
53	MHUB::DAnPRLIP							
	DMA Priority Transfer List Pointer							
54	MHUB::DAnPRLOP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
55	MHUB::DAnPRLOP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
56	MHUB::DAnPRLOP							
	DMA Priority Transfer List Pointer							
57	MHUB::DAnPRLOP							
	DMA Priority Transfer List Pointer							
58	MHUB::DAnPRSTP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
59	MHUB::DAnPRSTP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5A	MHUB::DAnPRSTP							
	Priority Transfer Status Cue Pointer							
5B	MHUB::DAnPRSTP							
	Priority Transfer Status Cue Pointer							
5C	MHUB::DAnABORT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5D	MHUB::DAnABORT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5E	MHUB::DAnABORT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5F	MHUB::DAnABORT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	SUSABORT	HALT I/O	MPABORT

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(10) Byte28 = 40 (DMA Error) (3/4)

	0	1	2	3	4	5	6	7
60	MHUB::DB0PIP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
61	MHUB::DB0PIP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
62	MHUB::DB0PIP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
63	MHUB::DB0PIP							
	CCW-DMA Transfer Parameter Pointer							
64	MHUB::DB0POP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
65	MHUB::DB0POP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
66	MHUB::DB0POP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
67	MHUB::DB0POP							
	CCW-DMA Transfer Parameter Pointer							
68	MHUB::DB0STP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
69	MHUB::DB0STP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6A	MHUB::DB0STP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6B	MHUB::DB0STP							
	Transfer Status Cue Pointer							
6C	MHUB::DAnXFS							
	XFREND	(Not used)	HALT I/O	TRUNCAT	MPABORT	HWABORT	SUSABORT	DMYEND
6D	MHUB::DAnXFS							
	CHK2	CHK2A	CHK2B	CHK2C	CHK2D	(Not used)	(Not used)	(Not used)
6E	MHUB::DAnXFS							
	REQID					(Not used)	(Not used)	(Not used)
6F	MHUB::DAnXFS							
	(Not used)	(Not used)	(Not used)	PID				

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(10) Byte28 = 40 (DMA Error) (4/4)

	0	1	2	3	4	5	6	7
70	MHUB::DB0XFS							
	CCWEND	(Not used)	Early END	IOSHORT	MPABORT	HWABORT	(Not used)	DMYEND
71	MHUB::DB0XFS							
	CHK2	CHK2A	CHK2B	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
72	MHUB::DB0XFS							
	REQID					(Not used)	(Not used)	(Not used)
73	MHUB::DB0XFS							
	PID							
74	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
75	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
76	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
77	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
78	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
79	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7A	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7B	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7C	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(11) Byte28 = 40 (PMA Error) (1/4)

	0	1	2	3	4	5	6	7
40	MHUB::P_PIP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
41	MHUB::P_PIP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
42	MHUB::P_PIP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
43	MHUB::P_PIP							
	PMA Transfer Parameter Pointer							
44	MHUB::P_POP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
45	MHUB::P_POP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
46	MHUB::P_POP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
47	MHUB::P_POP							
	PMA Transfer Parameter Pointer							
48	MHUB::P_STP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
49	MHUB::P_STP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4A	MHUB::P_STP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4B	MHUB::P_STP							
	Transfer Status Cue Pointer							
4C	MHUB::P_XFS							
	XFREND	(Not used)	(Not used)	(Not used)	MPABORT	HWABORT	(Not used)	DMYEND
4D	MHUB::P_XFS							
	CHK2	(Not used)	CHK2B	CHK2C	CHK2D	(Not used)	(Not used)	(Not used)
4E	MHUB::P_XFS							
	REQID					(Not used)	(Not used)	(Not used)
4F	MHUB::P_XFS							
	PID							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(11) Byte28 = 40 (PMA Error) (2/4)

	0	1	2	3	4	5	6	7
50	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
51	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
52	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
53	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
54	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
55	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
56	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
57	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
58	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
59	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5A	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5B	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5C	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(11) Byte28 = 40 (PMA Error) (3/4)

	0	1	2	3	4	5	6	7
60	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
61	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
62	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
63	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
64	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
65	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
66	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
67	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
68	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
69	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6A	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6B	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6C	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(11) Byte28 = 40 (PMA Error) (4/4)

	0	1	2	3	4	5	6	7
70	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
71	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
72	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
73	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
74	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
75	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
76	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
77	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
78	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
79	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7A	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7B	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7C	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(12) Byte28 = 40 (CDMA Error) (1/4)

	0	1	2	3	4	5	6	7
40	MHUB::CXFC Transfer address							
41	MHUB::CXFC Transfer address							
42	MHUB::CXFC Transfer address							
43	MHUB::CXFC Transfer address							
44	MHUB::CXFS							
	XFREND	(Not used)	(Not used)	(Not used)	MPABORT	(Not used)	(Not used)	(Not used)
45	MHUB::CXFS							
	CHK2	(Not used)	CHK2B	(Not used)	(Not used)	(Not used)	Five2MCK	Five0MCK
46	MHUB::CXFS							
	B1WCHK1	B0WCHK1	A1WCHK1	A0WCHK1	(Not used)	(Not used)	(Not used)	(Not used)
47	MHUB::CXFS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	XMODE
48	MHUB::CABORT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
49	MHUB::CABORT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4A	MHUB::CABORT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4B	MHUB::CABORT							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	HWABORT	MPABORT
4C	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(12) Byte28 = 40 (CDMA Error) (2/4)

	0	1	2	3	4	5	6	7
50	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
51	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
52	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
53	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
54	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
55	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
56	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
57	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
58	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
59	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5A	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5B	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5C	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(12) Byte28 = 40 (CDMA Error) (3/4)

	0	1	2	3	4	5	6	7
60	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
61	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
62	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
63	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
64	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
65	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
66	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
67	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
68	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
69	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6A	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6B	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6C	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(12) Byte28 = 40 (CDMA Error) (4/4)

	0	1	2	3	4	5	6	7
70	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
71	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
72	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
73	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
74	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
75	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
76	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
77	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
78	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
79	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7A	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7B	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7C	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(13) Byte28 = 60/6F/70/71/7F (1/4)

	0	1	2	3	4	5	6	7
40	ESA::CHK2AST0							
	PLRC ERR	SLRC ERR	LA ERR	CBF PCK	SCH ERR	SCHDT ERR	WFREG PCK	BAC ERR
41	ESA::CHK2AST0							
	TREG PCK	(Not used)	LA PCK	RFREG PCK	POP PCK	(Not used)	(Not used)	(Not used)
42	ESA::CHK2AST2							
	SQPDC PCK	SQCPT PCK	PLOUT PCK	PLIN PCK	CBP PCK	CCKDDL PCK	TBP PCK	XFRMD ERR
43	ESA::CHK2AST2							
	(Not used)	XCKDDL PCK	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
44	ESA::CHK2AST1							
	FBADL PCK	SGOP PCK	PFC PCK	WRBFCNT PCK	RDBFCNT PCK	SQPKT PCK	UNMACH ERR0	UNMACH ERR1
45	ESA::CHK2AST1							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
46	ESA::CHK2AST1							
	SOP PCK	BOP PCK	FCKDDL PCK	SQCF PCK	(Not used)	(Not used)	(Not used)	(Not used)
47	ESA::CHK2AST1							
	NMADR PCK	MADR PCK	NSADR PCK	SADR PCK	(Not used)	(Not used)	(Not used)	(Not used)
48	ESA::CHK2A_K60_ALM							
	MASTER ADR2PTY ERR				SLAVE ADR2PTY ERR			
49	ESA::CHK2A_K60_ALM							
	(Not used)	(Not used)	MASTER ADR1 PTY ERR	SLAVE ADR1 PTY ERR	CMD 1st_B PTY ERR	CMD 3rd_B PTY ERR	CMD 2nd_B_M PTY ERR	CMD 2nd_B_L PTY ERR
4A	ESA::CHK2A_K60_ALM							
	Illegal Parameter No.7	Illegal Parameter No.6	Illegal Parameter No.5	Illegal Parameter No.4	Illegal Parameter No.3	Illegal Parameter No.2	Illegal Parameter No.1	Illegal Parameter No.0
4B	ESA::CK21							
	CHK210	CHK211	CHK212	CHK213	CHK214	CHK215	CHK216	CHK217
4C	ESA::CK22							
	CHK220	CHK221	CHK222	CHK223	CHK224	CHK225	CHK226	CHK227
4D	ESA::PCHK2B							
	REQID CMPCK	SEQ CMPCK	LRC CK	SEQ OVER	P0-3 PERR	P4-7 PERR	P8-11 PERR	P12-15 PERR
4E	ESA::PCHK2B							
	XFS PERR	PSEQ ERR	EXXFR ERR	(Not used)	CBF0 PERR	CBF1 PERR	CBF2 PERR	CBF3 PERR
4F	ESA::CHK2C_R28_1_ALM							
	RDBF READ DATA UCE							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(13) Byte28 = 60/6F/70/71/7F (2/4)

	0	1	2	3	4	5	6	7
50	ESA::CHK2C_K04_0_ALM							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	WRBF RA CNT PTY ERR	
51	ESA::CHK2C_K04_0_ALM							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	RDBF WA CNT PTY ERR	
52	ESA::CHK2C_K04_0_ALM							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	RXDT WORD CNT PTY ERR	
53	ESA::CHK2C_K05_0_ALM							
	TX DATA PTY ERR							
54	ESA::CHK2C_K05_1_ALM							
	WRBF READ DATAUCE							
55	ESA::CHK2C_K05_6_ALM							
	RX DATA PTY ERR							
56	ESA::CHK2C_K05_6_ALM							
	RX DATA PCRC ERR	(Not used)	(Not used)	(Not used)	TX DATA PLRC ERR	(Not used)	(Not used)	(Not used)
57	ESA::CHK2C_K91_0_ALM							
	SEQUENCE TIME OUT ERR				(Not used)	(Not used)	(Not used)	(Not used)
58	ESA::DMAHSN_STS							
	ARB ERR	EINT ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
59	ESA::DMACBEN							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	BFEN2	BFEN1	BFEN0
5A	ESA::DMACBEN							
	CBEN							
5B	ESA::DMACBEN							
	CBEN							
5C	ESA::DMAHST40-43							
	ERR	BUF ERR	CHSN ERR	WARNING	STS2 RECEIVE	STS1 RECEIVE	HSN_SEL	
5D	ESA::DMAHST44-47							
	RWB TMR OUT	TIM SCALE DPERR	RRB ECC CRCT	RRB SEND IERRINT	(Not used)	(Not used)	(Not used)	PWB ECC CRCT
5E	ESA::DMAHST4C-4F							
	TXDT TIM OUT	TX2 WCNT PERR	PACK OFF ERR	RX ENTLPBK ERR	RX ERR END	RX ERR INT	RX RCNT PERR	RXSEQ ERR
5F	ESA::CBP							
	CBP							(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(13) Byte28 = 60/6F/70/71/7F (3/4)

	0	1	2	3	4	5	6	7
60	ESA::CKDDL_FBADL							
	CKDDL							
61	ESA::CKDDL_FBADL							
	CKDDL							
62	ESA::CKDDL_FBADL							
	(Not used)	(Not used)	(Not used)	FBADL				
63	ESA::CKDDL_FBADL							
	FBADL							
64	ESA::PFC							
	PFC							
65	ESA::FADR00_01							
	FADR00							
66	ESA::FADR00_01							
	FADR00							
67	ESA::FADR00_01							
	FADR01							
68	ESA::FADR00_01							
	FADR01							
69	ESA::FADR10_11							
	FADR10							
6A	ESA::FADR10_11							
	FADR10							
6B	ESA::FADR10_11							
	FADR11							
6C	ESA::FADR10_11							
	FADR11							
6D	ESA::FADRP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6E	ESA::FADRP							
	FADRP0				FADRP1			
6F	ESA::FCMD							
	SLRC	(Not used)	(Not used)	(Not used)	DIAG	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 89 (CHA CHK2) Byte40-7F Detail

(13) Byte28 = 60/6F/70/71/7F (4/4)

	0	1	2	3	4	5	6	7
70	ESA::FCMD							
	(Not used)	(Not used)	(Not used)	(Not used)	CHSN Transfer Mode			
71	ESA::LA012							
	LA0							
72	ESA::LA012							
	LA1							
73	ESA::LA012							
	LA2							
74	ESA::LA3456							
	LA3							
75	ESA::LA3456							
	LA4							
76	ESA::LA3456							
	LA5							
77	ESA::LA3456							
	LA6							
78	ESA::SOP_BOP							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	SOP	
79	ESA::SOP_BOP							
	SOP							(Not used)
7A	ESA::SOP_BOP							
	BOP							
7B	ESA::SOP_BOP							
	BOP							(Not used)
7C	ESA::POP							
	(Not used)	(Not used)	(Not used)	(Not used)	POP			
7D	ESA::POP							
	POP				(Not used)	(Not used)	(Not used)	(Not used)
7E	ESA::SGOP							
	SGOP							
7F	ESA::SGOP							
	SGOP							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP REPORT	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV#high (Logical DKC#)							
12	LDEV#low (Logical DKC in LDEV#)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP no. 2^1	SP no. 2^0	CTLR no.	DKU physical device number				
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘8’)				Message (x‘A’)			
28	Subcode							
29	Detail Information (See following pages)							
|								
31								
32	Module ID							
33	Routine ID							
34	PCB number (*1)				Message code (x‘0’)			
35	SSID of self subsystem (low)							
36	Symptom code (x‘FF8B’)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							
40	Detail Information (See following pages)							
|								
|								
7F								

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte28-31 Detail

	0	1	2	3	4	5	6	7
28	Subcode (x‘10’)							
29	MPA::MPASTS							
	(Not used)	(Not used)	FCA 1 INT	DRR 1 INT	(Not used)	(Not used)	FCA 0 INT	DRR 0 INT
2A	MPA::MPASTS							
	(Not used)	(Not used)	FCA 1 CHK2 INT	DRR 1 CHK2 INT	(Not used)	(Not used)	FCA 0 CHK2 INT	DRR 0 CHK2 INT
2B	MPA::MPASTS							
	(Not used)	(Not used)	(Not used)	(Not used)	PCI CHK1B_Q INT	PCI CHK1B_M INT	FCA CHK1B INT	DRR CHK1B INT
2C	FCA::CHK1							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	CHK1B
2D	FCA::CHK2							
	(Not used)	(Not used)	(Not used)	(Not used)	PCIX-CHK2 LA CMP ERR2	CHK2E	CHK2F	CHK2G
2E	FCA:BPMLD2L							
	(Not used)	(Not used)	(Not used)	(Not used)	Transfer Mode ‘0’: HDD->CACHE (Normal), ‘1’: CACHE->HDD ‘4’: HDD->CACHE (Double), Others: CACHE COPY			
2F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
30	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
31	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

*1: Subcode

x‘10’ = CTL CHK2 detected on CACHE write command

x‘11’ = CTL CHK2 detected on CACHE read command

x‘20’ = Other CHK2 detected on CACHE write command

x‘21’ = Other CHK2 detected on CACHE read command

x‘30’ = PCI-X CHK2

x‘40’ = DTN time out

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(1) Byte28 = 10 (1/4)

	0	1	2	3	4	5	6	7
40	FCA::DTNCHK2E0							
	SEQTXC DEC ERR1	SEQTXC DEC ERR0	SEQTXC ENC ERR1	SEQTXC ENC ERR0	SEQTXC PARITY ERR1	SEQTXC PARITY ERR0	SEQTXC CMP ERR	SQ50 DEC ERR1
41	FCA::DTNCHK2E0							
	SQ50 DEC ERR0	SQ50 ENC ERR1	SQ50 ENC ERR0	SQ50 PARITY ERR1	SQ50 PARITY ERR0	SQ50 CMP ERR	ADR/CMD CMPMDL ERR	CLDPL ERR ERR
42	FCA::DTNCHK2E0							
	DTN TIMEOUT	FLGERR01	FLGERR00	ADR/CMD ERR	CXOP HCNT PARITY ERR	CXOR_XPT PARITY ERR	CXOR_XPT PARITY ERR	CXOR_YPT PARITY ERR
43	FCA::DTNCHK2E0							
	BPCNT PARITY ERR	BMPCNT PARITY ERR	BCNT PARITY ERR	BITMAP B0 PARITY ERR	BITMAP B1 PARITY ERR	BITMAP B2 PARITY ERR	BITMAP B3 PARITY ERR	(Not used)
44	FCA::DTNCHK2E1							
	CSAW0CNT B0 PARITY ERR	CSAW0CNT B1 PARITY ERR	CSAW0CNT B2 PARITY ERR	CSAW0CNT B3 PARITY ERR	CSAW0CNT B4 PARITY ERR	CSAW0CNT B5 PARITY ERR	CSAW0CNT B6 PARITY ERR	CSAW0CNT B7 PARITY ERR
45	FCA::DTNCHK2E1							
	CSARCNT B0 PARITY ERR	CSARCNT B1 PARITY ERR	CSARCNT B2 PARITY ERR	CSARCNT B3 PARITY ERR	(Not used)	(Not used)	(Not used)	(Not used)
46	FCA::CWK2E0							
	SQ92 DEC ERR1	SQ92 DEC ERR0	SQ92 ENC ERR1	SQ92 ENC ERR0	SQ92 PARITY ERR1	SQ92 PARITY ERR0	SQ92 CMP ERR	SQ70 DEC ERR1
47	FCA::CWK2E0							
	SQ70 DEC ERR0	SQ70 ENC ERR1	SQ70 ENC ERR0	SQ70 PARITY ERR1	SQ70 PARITY ERR0	SQ70 CMP ERR	SQ72 DEC ERR1	SQ72 DEC ERR0
48	FCA::CWCHK2E0							
	SQ72 ENC ERR1	SQ72 ENC ERR0	SQ72 PARITY ERR1	SQ72 PARITY ERR0	SQ72 CMP ERR	SQ75 DEC ERR1	SQ75 DEC ERR0	SQ75 ENC ERR1
49	FCA::CWCHK2E0							
	SQ75 ENC ERR0	SQ75 PARITY ERR1	SQ75 PARITY ERR0	SQ75 CMP ERR	SQ77 DEC ERR1	SQ77 DEC ERR0	SQ77 ENC ERR1	SQ77 ENC ERR0
4A	FCA::CWCHK2E1							
	SQ77 PARITY ERR1	SQ77 PARITY ERR0	SQ77 CMP ERR	SQ79 DEC ERR1	SQ79 DEC ERR0	SQ79 ENC ERR1	SQ79 ENC ERR0	SQ79 PARITY ERR1
4B	FCA::CWCHK2E1							
	SQ79 PARITY ERR0	SQ79 CMP ERR	REQIN0 CMP ERR	REQIN1 CMP ERR	REQIN2 CMP ERR	REQIN3 CMP ERR	PBFFSB_PL CMPMDL ERR	PBFFSB_ SGL CMPMDL ERR
4C	FCA::CWCHK2E1							
	SGL_PL CMPMDL ERR	ABF_XPNT PARITY ERR	ABF_YPNT PARITY ERR	BBF_XPNT PARITY ERR	BBF_YPNT PARITY ERR	FBF_XPT PARITY ERR	FBF_YPT PARITY ERR	GBF_XPT PARITY ERR
4D	FCA::CWCHK2E1							
	GBF_YPT PARITY ERR	FSB CNT PARITY ERR	FSB RACNT PARITY ERR	FSB WACNT PARITY ERR	FCNT PARITY ERR	FPCNT PARITY ERR	ACNT PARITY ERR	APCNT PARITY ERR
4E	FCA::CWCHK2E2							
	PBF RACNT1 PARITY ERR	PBF RACNT0 PARITY ERR	PBF WACNT1 PARITY ERR	PBF WACNT0 PARITY ERR	PBF CNT1 PARITY ERR	PBF CNT0 PARITY ERR	CWPSBC CNTB0 PARITY ERR	CWPSBC CNTB1 PARITY ERR
4F	FCA::CWCHK2E2							
	CWPSBC CNTB2 PARITY ERR	CWPSBC CNTB3 PARITY ERR	CWDSBC CNTB0 PARITY ERR	CWDSBC CNTB1 PARITY ERR	CWTSBC PARITY ERR	LACNT CHKB0 PARITY ERR	LACNT CHKB1 PARITY ERR	LACNT CHKB2 PARITY ERR

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(1) Byte28 = 10 (2/4)

	0	1	2	3	4	5	6	7
50	FCA::CWCHK2E2							
	LACNT CHKB3 PARITY ERR	LACNT CHKB4 PARITY ERR	LACNT GENB0 PARITY ERR	LACNT GENB1 PARITY ERR	LACNT GENB2 PARITY ERR	LACNT GENB3 PARITY ERR	LACNT GENB4 PARITY ERR	PBF_XCNT PARITY ERR
51	FCA::CWCHK2E2							
	PBF_XCN TNEXT CMP ERR	ECC ADR1 ERR	ECC CIRCUIT ERR	ECC UNCRE ERR	CW SEGPNT ERR	(Not used)	(Not used)	(Not used)
52	FCA::CWCHK2E3							
	CWSEG63 CNT PARITY ERR	CWSEG62 CNT PARITY ERR	CWSEG61 CNT PARITY ERR	CWSEG60 CNT PARITY ERR	CWSEG59 CNT PARITY ERR	CWSEG58 CNT PARITY ERR	CWSEG57 CNT PARITY ERR	CWSEG56 CNT PARITY ERR
53	FCA::CWCHK2E3							
	CWSEG55 CNT PARITY ERR	CWSEG54 CNT PARITY ERR	CWSEG53 CNT PARITY ERR	CWSEG52 CNT PARITY ERR	CWSEG51 CNT PARITY ERR	CWSEG50 CNT PARITY ERR	CWSEG49 CNT PARITY ERR	CWSEG48 CNT PARITY ERR
54	FCA::CWCHK2E3							
	CWSEG47 CNT PARITY ERR	CWSEG46 CNT PARITY ERR	CWSEG45 CNT PARITY ERR	CWSEG44 CNT PARITY ERR	CWSEG43 CNT PARITY ERR	CWSEG42 CNT PARITY ERR	CWSEG41 CNT PARITY ERR	CWSEG40 CNT PARITY ERR
55	FCA::CWCHK2E3							
	CWSEG39 CNT PARITY ERR	CWSEG38 CNT PARITY ERR	CWSEG37 CNT PARITY ERR	CWSEG36 CNT PARITY ERR	CWSEG35 CNT PARITY ERR	CWSEG34 CNT PARITY ERR	CWSEG33 CNT PARITY ERR	CWSEG32 CNT PARITY ERR
56	FCA::CWCHK2E4							
	CWSEG31 CNT PARITY ERR	CWSEG30 CNT PARITY ERR	CWSEG29 CNT PARITY ERR	CWSEG28 CNT PARITY ERR	CWSEG27 CNT PARITY ERR	CWSEG26 CNT PARITY ERR	CWSEG25 CNT PARITY ERR	CWSEG24 CNT PARITY ERR
57	FCA::CWCHK2E4							
	CWSEG23 CNT PARITY ERR	CWSEG22 CNT PARITY ERR	CWSEG21 CNT PARITY ERR	CWSEG20 CNT PARITY ERR	CWSEG19 CNT PARITY ERR	CWSEG18 CNT PARITY ERR	CWSEG17 CNT PARITY ERR	CWSEG16 CNT PARITY ERR
58	FCA::CWCHK2E4							
	CWSEG15 CNT PARITY ERR	CWSEG14 CNT PARITY ERR	CWSEG13 CNT PARITY ERR	CWSEG12 CNT PARITY ERR	CWSEG11 CNT PARITY ERR	CWSEG10 CNT PARITY ERR	CWSEG09 CNT PARITY ERR	CWSEG08 CNT PARITY ERR
59	FCA::CWCHK2E4							
	CWSEG07 CNT PARITY ERR	CWSEG06 CNT PARITY ERR	CWSEG05 CNT PARITY ERR	CWSEG04 CNT PARITY ERR	CWSEG03 CNT PARITY ERR	CWSEG02 CNT PARITY ERR	CWSEG01 CNT PARITY ERR	CWSEG00 CNT PARITY ERR
5A	FCA::PCICHK2E							
	SQ20 PARITY ERR1	SQ20 PARITY ERR2	SQ20 CMP ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5B	FCA::PMEMCHK2E0							
	SQ30 DEC ERR1	SQ30 DEC ERR0	SQ30 ENC ERR1	SQ30 ENC ERR0	SQ30 PARITY ERR1	SQ30 PARITY ERR0	SQ30 CMP ERR	SQ31 DEC ERR1
5C	FCA::PMEMCHK2E0							
	SQ31 DEC ERR0	SQ31 ENC ERR1	SQ31 ENC ERR0	SQ31 PARITY ERR1	SQ31 PARITY ERR0	SQ31 CMP ERR	SQ31A DEC ERR1	SQ31A DEC ERR0
5D	FCA::PMEMCHK2E0							
	SQ31A ENC ERR1	SQ31A ENC ERR0	SQ31A PARITY ERR1	SQ31A PARITY ERR0	SQ31A CMP ERR	MSTSEQ DEC ERR1	MSTSEQ DEC ERR0	MSTSEQ ENC ERR1
5E	FCA::PMEMCHK2E0							
	MSTSEQ ENC ERR0	MSTSEQ PARITY ERR1	MSTSEQ PARITY ERR0	MSTSEQ CMP ERR	MSTWT_ SEQ DEC_ ERR1	MSTWT_ SEQ DEC_ ERR0	MSTWT_ SEQ ENC_ ERR1	MSTWT_ SEQ ENC_ ERR0
5F	FCA::PMEMCHK2E1							
	MSTWT SEQ PARITY ERR1	MSTWT SEQ PARITY ERR0	MSTWT SEQ CMP ERR	MST_ABT_ SEQ DEC_ ERR1	MST_ABT_ SEQ DEC_ ERR0	MST_ABT_ SEQ ENC_ ERR1	MST_ABT_ SEQ ENC_ ERR0	MST_ABT_ SEQ PARITY ERR1

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(1) Byte28 = 10 (3/4)

	0	1	2	3	4	5	6	7
60	FCA::PMEMCHK2E1							
	MST_ABT_SEQ PARITY ERR0	MST_ABT_SEQ CMP ERR	INTCTL_SEQ DEC ERR1	INTCTL_SEQ DEC ERR0	INTCTL_SEQ ENC ERR1	INTCTL_SEQ ENC ERR0	INTCTL_SEQ PARITY ERR1	INTCTL_SEQ PARITY ERR0
61	FCA::PMEMCHK2E2							
	MSTB_XPT PARITY ERR	MSTB_XPT PARITY ERR	JBF_XPT PARITY ERR	JBF_XPT PARITY ERR	LBF_XPT PARITY ERR	LBF_XPT PARITY ERR	INTCNT B0 PARITY ERR	INTCNT B1 PARITY ERR
62	FCA::PMEMCHK2E2							
	INTDIFCNT B0 PARITY ERR	INTDIFCNT B1 PARITY ERR	MSTBCNT PARITY ERR	WCMD ERR	PRB WACNT PARITY ERR	LBF RDCNT PARITY ERR	INTCNT OVER FLOW	INTCNT UNDER FLOW
63	FCA::PMEMCHK2E2							
	OVF CMP ERR	FCAID ERR	PARA-METER LRC ERR	ECC ADR ERR	ECC CIRCUIT ERR	ECC UNCORREC TABLE ERR	ADR CMP ERR	PQCODE ERR
64	FCA::PMEMCHK2E2							
	XFR MODE ERR	PRMFLG DPL ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
65	DHUB::DTSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_MICRO)	CHK2D (CHSN_CTL)	CHK2E (CHSN_DT)	CHK2F (TOV/ABT)	YWING ERR
66	DHUB::DTSTATS							
	POUSE	(Not used)	P0 ERRINT	P1 ERRINT	ST0 VALID	ST0 CARB/CMA ERR	ST1 VALID	ST1 CARB/CMA ERR
67	DHUB::DTSTATS							
	REV NO3	REV NO2	REV NO1	REV NO0	MP NO3	MP NO2	MP NO1	MP NO0
68	DHUB::DTSTATS							
	P0 ABT ERR	P0 ENT TO	P0 ACK TO	P0 ST TO	P1 ABT ERR	P1 ENT TO	P1 ACK TO	P1 ST TO
69	DHUB::DTSTATS							
	ABORT	DSK TIMEOUT	P0 DSKTOUT	P1 DSKTOUT	(Not used)	(Not used)	(Not used)	(Not used)
6A	FCA::AESCHK2E0							
	SQF DECERR	SQF ENCERR	SQF PER	SQG DECERR	SQG ENCERR	SQG PER	SQA DECERR	SQA ENCERR
6B	FCA::AESCHK2E0							
	SQA PER	SQB DECERR	SQB ENCERR	SQB PER	SQD DECERR	SQD ENCERR	SQD PER	DICNT PCNTPER
6C	FCA::AESCHK2E0							
	DICNT SCNTPER	DOCNT PCNTPER	DOCNT SCNTPER	ACNT PCNTPER	ACNT SCNTPER	EICNT PCNTPER	EICNT SCNTPER	EOCNT PCNTPER
6D	FCA::AESCHK2E0							
	EOCNT SCNTPER	DIF CNTPER	DIBUF XPTPER	DIBUF YPTPER	EIBUF XPTPER	EIBUF YPTPER	WRCNT WACNTPER	(Not used)
6E	FCA::AESCHK2E1							
	DOBUF XPTPER	DOBUF YPTPER	EOBUF XPTPER	EOBUF YPTPER	AESE ERR2	AESE ERR1	AESE ERR0	AESD ERR2
6F	FCA::AESCHK2E1							
	AESD ERR1	AESD ERR0	KEYGEN ERR4	KEYGEN ERR3	KEYGEN ERR2	KEYGEN ERR1	KEYGEN ERR0	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(1) Byte28 = 10 (4/4)

	0	1	2	3	4	5	6	7
70	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
71	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
72	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
73	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
74	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
75	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
76	Micro Information							
	CDEV#							
77	Micro Information							
	RDEV#							
78	Micro Information							
	SCSI command							
79	Micro Information							
	LBA# (byte0)							
7A	Micro Information							
	LBA# (byte1)							
7B	Micro Information							
	LBA# (byte2)							
7C	Micro Information							
	LBA# (byte3)							
7D	Micro Information							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E	Micro Information							
	Error Divided Result Code							
7F	Micro Information							
	CHK2 Detected Counter (Low)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(2) Byte28 = 11 (1/4)

	0	1	2	3	4	5	6	7
40	FCA::DTNCHK2E0							
	SEQTXC DEC ERR1	SEQTXC DEC ERR0	SEQTXC ENC ERR1	SEQTXC ENC ERR0	SEQTXC PARITY ERR1	SEQTXC PARITY ERR0	SEQTXC CMP ERR	SQ50 DEC ERR1
41	FCA::DTNCHK2E0							
	SQ50 DEC ERR0	SQ50 ENC ERR1	SQ50 ENC ERR0	SQ50 PARITY ERR1	SQ50 PARITY ERR0	SQ50 CMP ERR	ADR/CMD CMPMDL ERR	CLDPL ERR ERR
42	FCA::DTNCHK2E0							
	DTN TIMEOUT	FLGERR01	FLGERR00	ADR/CMD ERR	CXOP HCNT PARITY ERR	CXOR_XPT PARITY ERR	CXOR_XPT PARITY ERR	CXOR_YPT PARITY ERR
43	FCA::DTNCHK2E0							
	BPCNT PARITY ERR	BMPCNT PARITY ERR	BCNT PARITY ERR	BITMAP B0 PARITY ERR	BITMAP B1 PARITY ERR	BITMAP B2 PARITY ERR	BITMAP B3 PARITY ERR	(Not used)
44	FCA::DTNCHK2E1							
	CSAW0CNT B0 PARITY ERR	CSAW0CNT B1 PARITY ERR	CSAW0CNT B2 PARITY ERR	CSAW0CNT B3 PARITY ERR	CSAW0CNT B4 PARITY ERR	CSAW0CNT B5 PARITY ERR	CSAW0CNT B6 PARITY ERR	CSAW0CNT B7 PARITY ERR
45	FCA::DTNCHK2E1							
	CSARCNT B0 PARITY ERR	CSARCNT B1 PARITY ERR	CSARCNT B2 PARITY ERR	CSARCNT B3 PARITY ERR	(Not used)	(Not used)	(Not used)	(Not used)
46	FCA::CRCHK2E0							
	SQ90 DEC ERR1	SQ90 DEC ERR0	SQ90 ENC ERR1	SQ90 ENC ERR0	SQ90 PARITY ERR01	SQ90 PARITY ERR00	SQ90 CMP ERR	SQ40 DEC ERR1
47	FCA::CRCHK2E0							
	SQ40 DEC ERR0	SQ40 ENC ERR1	SQ40 ENC ERR0	SQ40 PARITY ERR01	SQ40 PARITY ERR00	SQ40 CMP ERR	SQ45 DEC ERR1	SQ45 DEC ERR0
48	FCA::CRCHK2E0							
	SQ45 ENC ERR1	SQ45 ENC ERR0	SQ45 PARITY ERR1	SQ45 PARITY ERR0	SQ45 CMP ERR	SQ49 DEC ERR1	SQ49 DEC ERR0	SQ49 ENC ERR1
49	FCA::CRCHK2E0							
	SQ49 ENC ERR0	SQ49 PARITY ERR1	SQ49 PARITY ERR0	SQ49 CMP ERR	(Not used)	(Not used)	(Not used)	(Not used)
4A	FCA::CRCHK2E1							
	PKT CMP ERR	SGL_PL CMPMDL ERR	AMARI COMP ERR	QUO COMP ERR	CBF_XPT PARITY ERR	CBF_YPT PARITY ERR	HBF_XPT PARITY ERR	HBF_YPT PARITY ERR
4B	FCA::CRCHK2E1							
	NCNT PARITY ERR	NPCNT PARITY ERR	CCNT PARITY ERR	YCNT PARITY ERR	CRPSBC CNTB0 PARITY ERR	CRPSBC CNTB1 PARITY ERR	FDB DCNTB0 PARITY ERR	FDB DCNTB1 PARITY ERR
4C	FCA::CRCHK2E1							
	FDB RACNTB0 PARITY ERR	FDB RACNTB1 PARITY ERR	FDB WACNTB0 PARITY ERR	FDB WACNTB1 PARITY ERR	CRSSBC CNT PARITY ERR	ECC CIRCUIT ERR	ECC UNCRE ERR	ECC ADR1 ERR
4D	FCA::CRCHK2E1							
	CR SEGPNT ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4E	FCA::CRCHK2E2							
	CRSEG 00 CNT PARITY ERR	CRSEG 01 CNT PARITY ERR	CRSEG 02 CNT PARITY ERR	CRSEG 03 CNT PARITY ERR	CRSEG 04 CNT PARITY ERR	CRSEG 05 CNT PARITY ERR	CRSEG 06 CNT PARITY ERR	CRSEG 07 CNT PARITY ERR
4F	FCA::CRCHK2E2							
	CRSEG 08 CNT PARITY ERR	CRSEG 09 CNT PARITY ERR	CRSEG 10 CNT PARITY ERR	CRSEG 11 CNT PARITY ERR	CRSEG 12 CNT PARITY ERR	CRSEG 13 CNT PARITY ERR	CRSEG 14 CNT PARITY ERR	CRSEG 15 CNT PARITY ERR

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(2) Byte28 = 11 (2/4)

	0	1	2	3	4	5	6	7
50	FCA::CRCHK2E2							
	CRSEG 16 CNT PARITY ERR	CRSEG 17 CNT PARITY ERR	CRSEG 18 CNT PARITY ERR	CRSEG 19 CNT PARITY ERR	CRSEG 20 CNT PARITY ERR	CRSEG 21 CNT PARITY ERR	CRSEG 22 CNT PARITY ERR	CRSEG 23 CNT PARITY ERR
51	FCA::CRCHK2E2							
	CRSEG 24 CNT PARITY ERR	CRSEG 25 CNT PARITY ERR	CRSEG 26 CNT PARITY ERR	CRSEG 27 CNT PARITY ERR	CRSEG 28 CNT PARITY ERR	CRSEG 29 CNT PARITY ERR	CRSEG 30 CNT PARITY ERR	CRSEG 31 CNT PARITY ERR
52	FCA::CRCHK2E3							
	CRSEG 32 CNT PARITY ERR	CRSEG 33 CNT PARITY ERR	CRSEG 34 CNT PARITY ERR	CRSEG 35 CNT PARITY ERR	CRSEG 36 CNT PARITY ERR	CRSEG 37 CNT PARITY ERR	CRSEG 38 CNT PARITY ERR	CRSEG 39 CNT PARITY ERR
53	FCA::CRCHK2E3							
	CRSEG 40 CNT PARITY ERR	CRSEG 41 CNT PARITY ERR	CRSEG 42 CNT PARITY ERR	CRSEG 43 CNT PARITY ERR	CRSEG 44 CNT PARITY ERR	CRSEG 45 CNT PARITY ERR	CRSEG 46 CNT PARITY ERR	CRSEG 47 CNT PARITY ERR
54	FCA::CRCHK2E3							
	CRSEG 48 CNT PARITY ERR	CRSEG 49 CNT PARITY ERR	CRSEG 50 CNT PARITY ERR	CRSEG 51 CNT PARITY ERR	CRSEG 52 CNT PARITY ERR	CRSEG 53 CNT PARITY ERR	CRSEG 54 CNT PARITY ERR	CRSEG 55 CNT PARITY ERR
55	FCA::CRCHK2E3							
	CRSEG 56 CNT PARITY ERR	CRSEG 57 CNT PARITY ERR	CRSEG 58 CNT PARITY ERR	CRSEG 59 CNT PARITY ERR	CRSEG 60 CNT PARITY ERR	CRSEG 61 CNT PARITY ERR	CRSEG 62 CNT PARITY ERR	CRSEG 63 CNT PARITY ERR
56	FCA::CRCHK2E4							
	CRDSBC CNTB0 PARITY ERR	CRDSBC CNTB1 PARITY ERR	ECNT B0 PARITY ERR	ECNT B1 PARITY ERR	LACNT B0 PARITY ERR	LACNT B1 PARITY ERR	LACNT B2 PARITY ERR	LACNT B3 PARITY ERR
57	FCA::CRCHK2E4							
	LACNT B4 PARITY ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
58	FCA::PCICHK2E							
	SQ20 PARITY ERR1	SQ20 PARITY ERR0	SQ20 CMP ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
59	FCA::PMEMCHK2E0							
	SQ30 DEC ERR1	SQ30 DEC ERR0	SQ30 ENC ERR1	SQ30 ENC ERR0	SQ30 PARITY ERR1	SQ30 PARITY ERR0	SQ30 CMP ERR	SQ31 DEC ERR1
5A	FCA::PMEMCHK2E0							
	SQ31 DEC ERR0	SQ31 ENC ERR1	SQ31 ENC ERR0	SQ31 PARITY ERR1	SQ31 PARITY ERR0	SQ31 CMP ERR	SQ31A DEC ERR1	SQ31A DEC ERR0
5B	FCA::PMEMCHK2E0							
	SQ31A ENC ERR1	SQ31A ENC ERR0	SQ31A PARITY ERR1	SQ31A PARITY ERR0	SQ31A CMP ERR	MSTSEQ DEC ERR1	MSTSEQ DEC ERR0	MSTSEQ ENC ERR1
5C	FCA::PMEMCHK2E0							
	MSTSEQ ENC ERR0	MSTSEQ PARITY ERR1	MSTSEQ PARITY ERR0	MSTSEQ CMP ERR	MSTWT SEQ DEC ERR1	MSTWT SEQ DEC ERR0	MSTWT SEQ ENC ERR1	MSTWT SEQ ENC ERR0
5D	FCA::PMEMCHK2E1							
	MSTWT SEQ PARITY ERR1	MSTWT SEQ PARITY ERR0	MSTWT SEQ CMP ERR	MST_ABT SEQ DEC ERR1	MST_ABT SEQ DEC ERR0	MST_ABT SEQ ENC ERR1	MST_ABT SEQ ENC ERR0	MST_ABT SEQ PARITY ERR1
5E	FCA::PMEMCHK2E1							
	MST_ABT SEQ PARITY ERR0	MST_ABT SEQ CMP ERR	INTCTL SEQ DEC ERR1	INTCTL SEQ DEC ERR0	INTCTL SEQ ENC ERR1	INTCTL SEQ ENC ERR0	INTCTL SEQ PARITY ERR1	INTCTL SEQ PARITY ERR0
5F	FCA::PMEMCHK2E2							
	MSTB_XPT PARITY ERR	MSTB_YPT PARITY ERR	JBF_XPT PARITY ERR	JBF_YPT PARITY ERR	LBF_XPT PARITY ERR	LBF_YPT PARITY ERR	INTCNT B0 PARITY ERR	INTCNT B1 PARITY ERR

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(2) Byte28 = 11 (3/4)

	0	1	2	3	4	5	6	7
60	FCA::PMEMCHK2E2							
	INTDIFCNT B0 PARITY ERR	INTDIFCNT B1 PARITY ERR	MSTBCNT PARITY ERR	WCMD ERR	PRB WACNT PARITY ERR	LBF RDCNT PARITY ERR	INTCNT OVER FLOW	INTCNT UNDER FLOW
61	FCA::PMEMCHK2E2							
	OVF CMP ERR	FCAID ERR	PARA-METER LRC ERR	ECC ADR ERR	ECC CIRCUIT ERR	ECC UNCORREC TABLE ERR	ADR CMP ERR	PQCODE ERR
62	FCA::PMEMCHK2E2							
	XFR MODE ERR	PRMFLG DPL ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
63	DHUB::DTSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_ MICRO)	CHK2D (CHSN_ CTL)	CHK2E (CHSN_DT)	CHK2F (TOV/ABT)	YWING ERR
64	DHUB::DTSTATS							
	POUSE	(Not used)	P0 ERRINT	P1 ERRINT	ST0 VALID	ST0 CARB/CMA ERR	ST1 VALID	ST1 CARB/CMA ERR
65	DHUB::DTSTATS							
	REV NO3	REV NO2	REV NO1	REV NO0	MP NO3	MP NO2	MP NO1	MP NO0
66	DHUB::DTSTATS							
	P0 ABT ERR	P0 ENT TO	P0 ACK TO	P0 ST TO	P1 ABT ERR	P1 ENT TO	P1 ACK TO	P1 ST TO
67	DHUB::DTSTATS							
	ABORT	DSK TIMEOUT	P0 DSKTOUT	P1 DSKTOUT	(Not used)	(Not used)	(Not used)	(Not used)
68	FCA::AESCHK2E0							
	SQF DECERR	SQF ENCERR	SQF PER	SQG DECERR	SQG ENCERR	SQG PER	SQA DECERR	SQA ENCERR
69	FCA::AESCHK2E0							
	SQA PER	SQB DECERR	SQB ENCERR	SQB PER	SQD DECERR	SQD ENCERR	SQD PER	DICNT PCNTPER
6A	FCA::AESCHK2E0							
	DICNT SCNTPER	DOCNT PCNTPER	DOCNT SCNTPER	ACNT PCNTPER	ACNT SCNTPER	EICNT PCNTPER	EICNT SCNTPER	EOCNT PCNTPER
6B	FCA::AESCHK2E0							
	EOCNT SCNTPER	DIF CNTPER	DIBUF XPTPER	DIBUF YPTPER	EIBUF XPTPER	EIBUF YPTPER	WRCNT WACNTPER	(Not used)
6C	FCA::AESCHK2E1							
	DOBUF XPTPER	DOBUF YPTPER	EOBUF XPTPER	EOBUF YPTPER	AESE ERR2	AESE ERR1	AESE ERR0	AESD ERR2
6D	FCA::AESCHK2E1							
	AESD ERR1	AESD ERR0	KEYGEN ERR4	KEYGEN ERR3	KEYGEN ERR2	KEYGEN ERR1	KEYGEN ERR0	(Not used)
6E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(2) Byte28 = 11 (4/4)

	0	1	2	3	4	5	6	7
70	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
71	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
72	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
73	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
74	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
75	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
76	Micro Information							
	CDEV#							
77	Micro Information							
	RDEV#							
78	Micro Information							
	SCSI command							
79	Micro Information							
	LBA# (byte0)							
7A	Micro Information							
	LBA# (byte1)							
7B	Micro Information							
	LBA# (byte2)							
7C	Micro Information							
	LBA# (byte3)							
7D	Micro Information							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E	Micro Information							
	Error Divided Detail Code							
7F	Micro Information							
	CHK2 Process Serial# in MP							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(3) Byte28 = 20 (1/4)

	0	1	2	3	4	5	6	7
40	FCA::DTNCHK2F0							
	CXIP_DT B0 PARITY ERR	CXIP_DT B1 PARITY ERR	CXIP_DT B2 PARITY ERR	CXIP_DT B3 PARITY ERR	CXIP_DT B4 PARITY ERR	CXIP_DT B5 PARITY ERR	CXIP_DT B6 PARITY ERR	CXIP_DT B7 PARITY ERR
41	FCA::DTNCHK2F0							
	CXOR_DT B0 PARITY ERR	CXOR_DT B1 PARITY ERR	CXOR_DT B2 PARITY ERR	CXOR_DT B3 PARITY ERR	CXOR_DT B4 PARITY ERR	CXOR_DT B5 PARITY ERR	CXOR_DT B6 PARITY ERR	CXOR_DT B7 PARITY ERR
42	FCA::DTNCHK2F0							
	BBF_OUTDT B0 PARITY ERR	BBF_OUTDT B1 PARITY ERR	BBF_OUTDT B2 PARITY ERR	BBF_OUTDT B3 PARITY ERR	BBF_OUTDT B4 PARITY ERR	BBF_OUTDT B5 PARITY ERR	BBF_OUTDT B6 PARITY ERR	BBF_OUTDT B7 PARITY ERR
43	FCA::DTNCHK2F1							
	STS0 B0 PARITY ERR	STS0 B1 PARITY ERR	STS0 B2P ARITY ERR	STS0 B3 PARITY ERR	STS0 B4 PARITY ERR	STS0 B5 PARITY ERR	STS0 B6 PARITY ERR	STS0 B7 PARITY ERR
44	FCA::DTNCHK2F1							
	STS0P B0 PARITY ERR	STS0P B1 PARITY ERR	STS0P B2 PARITY ERR	STS0P B3 PARITY ERR	STS0P B4 PARITY ERR	STS0P B5 PARITY ERR	STS0P B6 PARITY ERR	STS0P B7 PARITY ERR
45	FCA::DTNCHK2F1							
	STS1 B0 PARITY ERR	STS1 B1 PARITY ERR	STS1 B2 PARITY ERR	STS1 B3 PARITY ERR	STS1 B4 PARITY ERR	STS1 B5 PARITY ERR	STS1 B6 PARITY ERR	STS1 B7 PARITY ERR
46	FCA::DTNCHK2F1							
	STS1P B0 PARITY ERR	STS1P B1 PARITY ERR	STS1P B2 PARITY ERR	STS1P B3 PARITY ERR	STS1P B4 PARITY ERR	STS1P B5 PARITY ERR	STS1P B6 PARITY ERR	STS1P B7 PARITY ERR
47	FCA::DTNCHK2F2							
	QDSTS0 B0 PARITY ERR	QDSTS0 B1 PARITY ERR	QDSTS0 B2 PARITY ERR	QDSTS0 B3 PARITY ERR	QDSTS0 B4 PARITY ERR	QDSTS0 B5 PARITY ERR	QDSTS0 B6 PARITY ERR	QDSTS0 B7 PARITY ERR
48	FCA::DTNCHK2F2							
	QDSTS1 B0 PARITY ERR	QDSTS1 B1 PARITY ERR	QDSTS1 B2 PARITY ERR	QDSTS1 B3 PARITY ERR	QDSTS1 B4 PARITY ERR	QDSTS1 B5 PARITY ERR	QDSTS1 B6 PARITY ERR	QDSTS1 B7 PARITY ERR
49	FCA::DTNCHK2F2							
	STS0 ERR	STS1 ERR	QDTASTS ERR	STS0 CRC ERR	STS1 CRC ERR	RTNCRC CMP ERR0	RTNCRC CMP ERR1	ST0ECODE ERR
4A	FCA::DTNCHK2F2							
	ST1ECODE ERR	PATHID ERR0	PATHID ERR1	SLVID ERR0	SLVID ERR1	(Not used)	(Not used)	(Not used)
4B	FCA::CWCHK2F0							
	BBF_DT B0 PARITY ERR	BBF_DT B1 PARITY ERR	BBF_DT B2 PARITY ERR	BBF_DT B3 PARITY ERR	BBF_DT B4 PARITY ERR	BBF_DT B5 PARITY ERR	BBF_DT B6 PARITY ERR	BBF_DT B7 PARITY ERR
4C	FCA::CWCHK2F0							
	FBF_DT B0 PARITY ERR	FBF_DT B1 PARITY ERR	FBF_DT B2 PARITY ERR	FBF_DT B3 PARITY ERR	FBF_DT B4 PARITY ERR	FBF_DT B5 PARITY ERR	FBF_DT B6 PARITY ERR	FBF_DT B7 PARITY ERR
4D	FCA::CWCHK2F0							
	GBF_DT B0 PARITY ERR	GBF_DT B1 PARITY ERR	GBF_DT B2 PARITY ERR	GBF_DT B3 PARITY ERR	GBF_DT B4 PARITY ERR	GBF_DT B5 PARITY ERR	GBF_DT B6 PARITY ERR	GBF_DT B7 PARITY ERR
4E	FCA::CWCHK2F0							
	SLRC ERR	WTSEQ ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4F	FCA::CWCHK2G0							
	CW LA ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(3) Byte28 = 20 (2/4)

	0	1	2	3	4	5	6	7
50	FCA::PMEMCHK2F							
	MSTB DT B0 PARITY ERR	MSTB DT B1 PARITY ERR	MSTB DT B2 PARITY ERR	MSTB DT B3 PARITY ERR	MSTB DT B4 PARITY ERR	MSTB DT B5 PARITY ERR	MSTB DT B6 PARITY ERR	MSTB DT B7 PARITY ERR
51	FCA::PMEMCHK2F							
	LBF DT B0 PARITY ERR	LBF DT B1 PARITY ERR	LBF DT B2 PARITY ERR	LBF DT B3 PARITY ERR	LBF DT B4 PARITY ERR	LBF DT B5 PARITY ERR	LBF DT B6 PARITY ERR	LBF DT B7 PARITY ERR
52	FCA::PMEMCHK2F							
	MSTWT DT B0 PARITY ERR	MSTWT DT B1 PARITY ERR	MSTWT DT B2 PARITY ERR	MSTWT DT B3 PARITY ERR	MSTWT DT B4 PARITY ERR	MSTWT DT B5 PARITY ERR	MSTWT DT B6 PARITY ERR	MSTWT DT B7 PARITY ERR
53	FCA::CWLAFIX							
	The expected value of LA (Byte0)							
54	FCA::CWLAFIX							
	The expected value of LA (Byte1)							
55	FCA::CWFLA14							
	The expected value of LA (Byte2)							
56	FCA::CWFLA14							
	The expected value of LA (Byte3)							
57	FCA::CWFLA14							
	The expected value of LA (Byte4)							
58	FCA::CWFLA14							
	The expected value of LA (Byte5)							
59	FCA::CWEXLAH							
	The read value of LA (Byte0)							
5A	FCA::CWEXLAH							
	The read value of LA (Byte1)							
5B	FCA::CWEXLAL							
	The read value of LA (Byte2)							
5C	FCA::CWEXLAL							
	The read value of LA (Byte3)							
5D	FCA::CWEXLAL							
	The read value of LA (Byte4)							
5E	FCA::CWEXLAL							
	The read value of LA (Byte5)							
5F	FCA::CWLAFIX							
	The first value of LA (Byte0)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(3) Byte28 = 20 (3/4)

	0	1	2	3	4	5	6	7
60		FCA::CWLAFIX The first value of LA (Byte1)						
61		FCA::CWELA14 The first value of LA (Byte2)						
62		FCA::CWELA14 The first value of LA (Byte3)						
63		FCA::CWELA14 The first value of LA (Byte4)						
64		FCA::CWELA14 The first value of LA (Byte5)						
65		FCA::CSAW0 Slave1 CACHE write address (Byte0)						
66		FCA::CSAW0CNT Slave1 CACHE write address (Byte1)						
67		FCA::CSAW0CNT Slave1 CACHE write address (Byte2)						
68		FCA::CSAW0CNT Slave1 CACHE write address (Byte3)						
69		FCA::CSAW0CNT Slave1 CACHE write address (Byte4)						
6A		FCA::CSAW1 Slave2 CACHE write address (Byte0)						
6B		FCA::CSAW1CNT Slave2 CACHE write address (Byte1)						
6C		FCA::CSAW1CNT Slave2 CACHE write address (Byte2)						
6D		FCA::CSAW1CNT Slave2 CACHE write address (Byte3)						
6E		FCA::CSAW1CNT Slave2 CACHE write address (Byte4)						
6F		DHUB::DTSTATS						
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_MICRO)	CHK2D (CHSN_CTL)	CHK2E (CHSN_DT)	CHK2F (TOV/ABT)	YWING ERR

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(3) Byte28 = 20 (4/4)

	0	1	2	3	4	5	6	7
70	DHUB::DTSTATS							
	POUSE	(Not used)	P0 ERRINT	P1 ERRINT	ST0 VALID	ST0 CARB/CMA ERR	ST1 VALID	ST1 CARB/CMA ERR
71	DHUB::DTSTATS							
	REV NO3	REV NO2	REV NO1	REV NO0	MP NO3	MP NO2	MP NO1	MP NO0
72	DHUB::DTSTATS							
	P0 ABT ERR	P0 ENT TO	P0 ACK TO	P0 ST TO	P1 ABT ERR	P1 ENT TO	P1 ACK TO	P1 ST TO
73	DHUB::DTSTATS							
	ABORT	DSK TIMEOUT	P0 DSKTOUT	P1 DSKTOUT	(Not used)	(Not used)	(Not used)	(Not used)
74	DHUB::DTERR3							
	(Not used)	(Not used)	(Not used)	SMMDRM	TRMDERM	SQF3 PRERRM	SQF3 PRERRS	RXACFF CMDERRC
75	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
76	Micro Information							
	CDEV#							
77	Micro Information							
	RDEV#							
78	Micro Information							
	SCSI command							
79	Micro Information							
	LBA# (byte0)							
7A	Micro Information							
	LBA# (byte1)							
7B	Micro Information							
	LBA# (byte2)							
7C	Micro Information							
	LBA# (byte3)							
7D	Micro Information							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E	Micro Information							
	Error Divided Result Code							
7F	Micro Information							
	CHK2 Detected Counter (Low)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(4) Byte28 = 21 (1/4)

	0	1	2	3	4	5	6	7
40	FCA::DTNCHK2F0							
	CXIP_DT B0 PARITY ERR	CXIP_DT B1 PARITY ERR	CXIP_DT B2 PARITY ERR	CXIP_DT B3 PARITY ERR	CXIP_DT B4 PARITY ERR	CXIP_DT B5 PARITY ERR	CXIP_DT B6 PARITY ERR	CXIP_DT B7 PARITY ERR
41	FCA::DTNCHK2F0							
	CXOR_DT B0 PARITY ERR	CXOR_DT B1 PARITY ERR	CXOR_DT B2 PARITY ERR	CXOR_DT B3 PARITY ERR	CXOR_DT B4 PARITY ERR	CXOR_DT B5 PARITY ERR	CXOR_DT B6 PARITY ERR	CXOR_DT B7 PARITY ERR
42	FCA::DTNCHK2F0							
	BBF_OUTDT B0 PARITY ERR	BBF_OUTDT B1 PARITY ERR	BBF_OUTDT B2 PARITY ERR	BBF_OUTDT B3 PARITY ERR	BBF_OUTDT B4 PARITY ERR	BBF_OUTDT B5 PARITY ERR	BBF_OUTDT B6 PARITY ERR	BBF_OUTDT B7 PARITY ERR
43	FCA::DTNCHK2F1							
	STS0 B0 PARITY ERR	STS0 B1 PARITY ERR	STS0 B2 PARITY ERR	STS0 B3 PARITY ERR	STS0 B4 PARITY ERR	STS0 B5 PARITY ERR	STS0 B6 PARITY ERR	STS0 B7 PARITY ERR
44	FCA::DTNCHK2F1							
	STS0P B0 PARITY ERR	STS0P B1 PARITY ERR	STS0P B2 PARITY ERR	STS0P B3 PARITY ERR	STS0P B4 PARITY ERR	STS0P B5 PARITY ERR	STS0P B6 PARITY ERR	STS0P B7 PARITY ERR
45	FCA::DTNCHK2F1							
	STS1 B0 PARITY ERR	STS1 B1 PARITY ERR	STS1 B2 PARITY ERR	STS1 B3 PARITY ERR	STS1 B4 PARITY ERR	STS1 B5 PARITY ERR	STS1 B6 PARITY ERR	STS1 B7 PARITY ERR
46	FCA::DTNCHK2F1							
	STS1P B0 PARITY ERR	STS1P B1 PARITY ERR	STS1P B2 PARITY ERR	STS1P B3 PARITY ERR	STS1P B4 PARITY ERR	STS1P B5 PARITY ERR	STS1P B6 PARITY ERR	STS1P B7 PARITY ERR
47	FCA::DTNCHK2F2							
	QDSTS0 B0 PARITY ERR	QDSTS0 B1 PARITY ERR	QDSTS0 B2 PARITY ERR	QDSTS0 B3 PARITY ERR	QDSTS0 B4 PARITY ERR	QDSTS0 B5 PARITY ERR	QDSTS0 B6 PARITY ERR	QDSTS0 B7 PARITY ERR
48	FCA::DTNCHK2F2							
	QDSTS1 B0 PARITY ERR	QDSTS1 B1 PARITY ERR	QDSTS1 B2 PARITY ERR	QDSTS1 B3 PARITY ERR	QDSTS1 B4 PARITY ERR	QDSTS1 B5 PARITY ERR	QDSTS1 B6 PARITY ERR	QDSTS1 B7 PARITY ERR
49	FCA::DTNCHK2F2							
	STS0 ERR	STS1 ERR	QDTASTS ERR	STS0 CRC ERR	STS1 CRC ERR	RTNCRC CMP ERR0	RTNCRC CMP ERR1	ST0ECODE ERR
4A	FCA::DTNCHK2F2							
	ST1ECODE ERR	PATHID ERR0	PATHID ERR1	SLVID ERR0	SLVID ERR1	(Not used)	(Not used)	(Not used)
4B	FCA::CRCHK2F0							
	PAD B0 PARITY ERR	PAD B1 PARITY ERR	PAD B2 PARITY ERR	PAD B3 PARITY ERR	PAD B4 PARITY ERR	PAD B5 PARITY ERR	PAD B6 PARITY ERR	PAD B7 PARITY ERR
4C	FCA::CRCHK2F0							
	HBF_DT B0 PARITY ERR	HBF_DT B1 PARITY ERR	HBF_DT B2 PARITY ERR	HBF_DT B3 PARITY ERR	HBF_DT B4 PARITY ERR	HBF_DT B5 PARITY ERR	HBF_DT B6 PARITY ERR	HBF_DT B7 PARITY ERR
4D	FCA::CRCHK2F0							
	OUTDT B0 PARITY ERR	OUTDT B1 PARITY ERR	OUTDT B2 PARITY ERR	OUTDT B3 PARITY ERR	OUTDT B4 PARITY ERR	OUTDT B5 PARITY ERR	OUTDT B6 PARITY ERR	OUTDT B7 PARITY ERR
4E	FCA::CRCHK2F0							
	ENDCODE ERR	RD CRC ERR	CR SLRC ERR	LLRC ERR	CRWTSEQ ERR	(Not used)	(Not used)	(Not used)
4F	FCA::CRCHK2G0							
	CR LA ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(4) Byte28 = 21 (2/4)

	0	1	2	3	4	5	6	7
50	FCA::PMEMCHK2F							
	MSTB DT B0 PARITY ERR	MSTB DT B1 PARITY ERR	MSTB DT B2 PARITY ERR	MSTB DT B3 PARITY ERR	MSTB DT B4 PARITY ERR	MSTB DT B5 PARITY ERR	MSTB DT B6 PARITY ERR	MSTB DT B7 PARITY ERR
51	FCA::PMEMCHK2F							
	LBF DT B0 PARITY ERR	LBF DT B1 PARITY ERR	LBF DT B2 PARITY ERR	LBF DT B3 PARITY ERR	LBF DT B4 PARITY ERR	LBF DT B5 PARITY ERR	LBF DT B6 PARITY ERR	LBF DT B7 PARITY ERR
52	FCA::PMEMCHK2F							
	MSTWT DT B0 PARITY ERR	MSTWT DT B1 PARITY ERR	MSTWT DT B2 PARITY ERR	MSTWT DT B3 PARITY ERR	MSTWT DT B4 PARITY ERR	MSTWT DT B5 PARITY ERR	MSTWT DT B6 PARITY ERR	MSTWT DT B7 PARITY ERR
53	FCA::CRLAFIX							
	The expected value of LA (Byte0)							
54	FCA::CRLAFIX							
	The expected value of LA (Byte1)							
55	FCA::CRFLA14							
	The expected value of LA (Byte2)							
56	FCA::CRFLA14							
	The expected value of LA (Byte3)							
57	FCA::CRFLA14							
	The expected value of LA (Byte4)							
58	FCA::CRFLA14							
	The expected value of LA (Byte5)							
59	FCA::CREXLAH							
	The read value of LA (Byte0)							
5A	FCA::CREXLAH							
	The read value of LA (Byte1)							
5B	FCA::CREXLAL							
	The read value of LA (Byte2)							
5C	FCA::CREXLAL							
	The read value of LA (Byte3)							
5D	FCA::CREXLAL							
	The read value of LA (Byte4)							
5E	FCA::CREXLAL							
	The read value of LA (Byte5)							
5F	FCA::CRLAFIX							
	The first value of LA (Byte0)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(4) Byte28 = 21 (3/4)

	0	1	2	3	4	5	6	7
60	FCA::CWLAFIX							
	The first value of LA (Byte1)							
61	FCA::CWELA14							
	The first value of LA (Byte2)							
62	FCA::CWELA14							
	The first value of LA (Byte3)							
63	FCA::CWELA14							
	The first value of LA (Byte4)							
64	FCA::CWELA14							
	The first value of LA (Byte5)							
65	FCA::CSAR0							
	CACHE read address (Byte0)							
66	FCA::CSACNTR							
	CACHE read address (Byte1)							
67	FCA::CSACNTR							
	CACHE read address (Byte2)							
68	FCA::CSACNTR							
	CACHE read address (Byte3)							
69	FCA::CSACNTR							
	CACHE read address (Byte4)							
6A	DHUB::DTSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_MICRO)	CHK2D (CHSN_CTL)	CHK2E (CHSN_DT)	CHK2F (TOV/ABT)	YWING ERR
6B	DHUB::DTSTATS							
	POUSE	(Not used)	P0 ERRINT	P1 ERRINT	ST0 VALID	ST0 CARB/CMA ERR	ST1 VALID	ST1 CARB/CMA ERR
6C	DHUB::DTSTATS							
	REV NO3	REV NO2	REV NO1	REV NO0	MP NO3	MP NO2	MP NO1	MP NO0
6D	DHUB::DTSTATS							
	P0 ABT ERR	P0 ENT TO	P0 ACK TO	P0 ST TO	P1 ABT ERR	P1 ENT TO	P1 ACK TO	P1 ST TO
6E	DHUB::DTSTATS							
	ABORT	DSK TIMEOUT	P0 DSKTOUT	P1 DSKTOUT	(Not used)	(Not used)	(Not used)	(Not used)
6F	DHUB::DTERR3							
	(Not used)	(Not used)	(Not used)	SMMDRM	TRMDERM	SQF3 PRERRM	SQF3 PRERRS	RXACFF CMDERRC

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(4) Byte28 = 21 (4/4)

	0	1	2	3	4	5	6	7
70	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
71	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
72	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
73	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
74	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
75	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
76	Micro Information							
	CDEV#							
77	Micro Information							
	RDEV#							
78	Micro Information							
	SCSI command							
79	Micro Information							
	LBA# (byte0)							
7A	Micro Information							
	LBA# (byte1)							
7B	Micro Information							
	LBA# (byte2)							
7C	Micro Information							
	LBA# (byte3)							
7D	Micro Information							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E	Micro Information							
	Error Divided Result Code							
7F	Micro Information							
	CHK2 Detected Counter (Low)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(5) Byte28 = 30 (1/4)

	0	1	2	3	4	5	6	7
40	FCA::PCI10 ERROR0							
	TXAD PARITY ERR0	TXAD PARITY ERR1	TXAD PARITY ERR2	TXAD PARITY ERR3	TXAD PARITY ERR4	TXAD PARITY ERR5	TXAD PARITY ERR6	TXAD PARITY ERR7
41	FCA::PCI10 ERROR0							
	(Not used)	PARITY ERR	SERR	(Not used)	(Not used)	PARITY ERR	PCI64 PARITY ERR	PCI PARITY ERR
42	FCA::PCI12 ERROR0							
	RXAD RPEH0	RXAD RPEH1	RXAD RPEH2	RXAD RPEH3	RXAD RPEL0	RXAD RPEL1	RXAD RPEL2	RXAD RPEL3
43	FCA::PCI12 ERROR0							
	(Not used)	ATR1 PARITY ERR0	ATR1 PARITY ERR1	ATR1 PARITY ERR2	ATR1 PARITY ERR3	BLKACS PARITY ERR	ATR0 PARITY ERR	RXCMD PARITY ERR
44	FCA::PCI12 ERROR1							
	OUTADRC PARITY ERR0	OUTADRC PARITY ERR1	OUTCNT PARITY ERR0	OUTCNT PARITY ERR1	INADRCNT PARITY ERR0	INADRCNT PARITY ERR1	IWC PARITY ERR0	IWC PARITY ERR1
45	FCA::PCI12 ERROR1							
	(Not used)	EQLSTC PARITY ERR	OV1 PARITY ERR	OV4 PARITY ERR	DETIWC PARITY ERR	(Not used)	OUT ADROVRN	IN ADROVRN
46	FCA::PCI10 ERROR1							
	(Not used)	TIMCNT PARITY ERR0	TIMCNT PARITY ERR1	TIMCNT PARITY ERR2	TIMOVR1	TIMOVR0	PTSQ CMPER	SELBCPE
47	FCA::PCI10 ERROR1							
	TGTABT1	TGTABT0	(Not used)	XLASTD PARITY ERR	DCNT PARITY ERR0	DCNT PARITY ERR1	SEQ PARITY ERR1	SEQ PARITY ERR0
48	FCA::PCI12 ERROR2							
	OUTADRC PARITY ERR0	OUTADRC PARITY ERR1	OUTCNT PARITY ERR0	OUTCNT PARITY ERR1	INADRCNT PARITY ERR0	INADRCNT PARITY ERR1	IWC PARITY ERR0	IWC PARITY ERR1
49	FCA::PCI12 ERROR2							
	SQ CMP ERR	(Not used)	OV CMP ERR	OVN CMP ERR	DETIWCUP PARITY ERR	(Not used)	OUT ADROVRN	IN ADROVRN
4A	FCA::PCI10 ERROR2							
	OUTPOINT PARITY ERR	INPOINT PARITY ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4B	FCA::PCI10 ERROR2							
	(Not used)	SEQ CMP ERR	SEQ PARITY ERR1	SEQ PARITY ERR0	DEC ERR1	DEC ERR0	ENC ERR1	ENC ERR0
4C	FCA::PCI12 ERROR3							
	SET ERR1	SET ERR0	SEQ PARITY ERR1	SEQ PARITY ERR0	DEC ERR1	DEC ERR0	ENC ERR1	ENC ERR0
4D	FCA::PCI12 ERROR3							
	SEQ CMP ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4E	FCA::PCI12 ERROR3							
	(Not used)	TGTTX HUNCR	TGTTX HADER	TGTTX HECCHDE	(Not used)	TGTTX LUNCR	TGTTX LADER	TGTTX LECCHDE
4F	FCA::PCI12 ERROR3							
	TXDTH PARITY ERR0	TXDTH PARITY ERR1	TXDTH PARITY ERR2	TXDTH PARITY ERR3	TXDTL PARITY ERR0	TXDTL PARITY ERR1	TXDTL PARITY ERR2	TXDTL PARITY ERR3

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(5) Byte28 = 30 (2/4)

	0	1	2	3	4	5	6	7
50	FCA::PCI10 ERROR4							
	(Not used)	(Not used)	(Not used)	(Not used)	RTRYCNT PARITY ERR	DWCNT PARITY ERR	DCNT PARITY ERR0	DCNT PARITY ERR1
51	FCA::PCI10 ERROR4							
	LASTP8EV	LAST2P8EV	LAST3P8EV	LAST4P8EV	NLASTDT	LASTDT	LAST1WDE	RTRYCNT OVPE
52	FCA::PCI12 ERROR4							
	LASTP4	LAST2P4	LAST3P4	LAST4P4	(Not used)	(Not used)	(Not used)	(Not used)
53	FCA::PCI12 ERROR4							
	(Not used)	(Not used)	(Not used)	(Not used)	OUTPOINT PARITY ERR	INPOINT PARITY ERR	TXBE PARITY ERR	TXBEL PARITY ERR
54	FCA::PCI10 ERROR5							
	(Not used)	(Not used)	(Not used)	CMD ERR1	CMD ERR0	SEQ PARITY ERR1	SEQ PARITY ERR0	SEQ CMP ERR
55	FCA::PCI10 ERROR5							
	SDISCT1	SDISCT0	TGTABT1	TGTABT0	MSTABT1	MSTABT0	RTRY OVER1	RTRY OVER0
56	FCA::PCI12 ERROR5							
	(Not used)	SEQ CMP ERR	SEQ PARITY ERR1	SEQ PARITY ERR0	DEC ERR1	DEC ERR0	ENC ERR1	ENC ERR0
57	FCA::PCI12 ERROR5							
	ARBEN ERR1	ARB ERR1	DEC ERR1	ENC ERR1	ARBEN ERR0	ARB ERR0	DEC ERR0	ENC ERR0
58	FCA::PCI12 ERROR6							
	SEQ CMP ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
59	FCA::PCI12 ERROR6							
	SEQ CMP ERR	CMD ERR0	OR ERR0	UR ERR0	PCI ERR0	SEQ PARITY ERR0	DEC ERR0	ENC ERR0
5A	FCA::PCI12 ERROR6							
	(Not used)	CMD ERR1	OR ERR1	UR ERR1	PCI ERR1	SEQ PARITY ERR1	DEC ERR1	ENC ERR1
5B	FCA::PCI12 ERROR6							
	(Not used)	(Not used)	XFPCI ERR	XEPCI ERR	XDPCI ERR	XCPCI ERR	XBPCI ERR	XAPCI ERR
5C	FCA::PCI12 ERROR7							
	(Not used)	(Not used)	(Not used)	(Not used)	OUTPOINT PARITY ERR	INPOINT PARITY ERR	TXBEH PARITY ERR	TXBEL PARITY ERR
5D	FCA::PCI12 ERROR7							
	TXDTH PARITY ERR0	TXDTH PARITY ERR1	TXDTH PARITY ERR2	TXDTH PARITY ERR3	TXDTL PARITY ERR0	TXDTL PARITY ERR1	TXDTL PARITY ERR2	TXDTL PARITY ERR3
5E	FCA::PCI12 ERROR7							
	(Not used)	(Not used)	(Not used)	CLAST PARITY ERR	NLAST PARITY ERR	SELBC PARITY ERR	XBCNT PARITY ERR0	XBCNT PARITY ERR1
5F	FCA::PCI12 ERROR7							
	(Not used)	(Not used)	(Not used)	(Not used)	OUTPOINT PARITY ERR	INPOINT PARITY ERR	TXBEH PARITY ERR	TXBEL PARITY ERR

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(5) Byte28 = 30 (3/4)

	0	1	2	3	4	5	6	7
60	FCA::PCI12 ERROR8							
	TXDTH PARITY ERR0	TXDTH PARITY ERR1	TXDTH PARITY ERR2	TXDTH PARITY ERR3	TXDTL PARITY ERR0	TXDTL PARITY ERR1	TXDTL PARITY ERR2	TXDTL PARITY ERR3
61	FCA::PCI12 ERROR8							
	SEQ CMP ERR	(Not used)	SEQ PARITY ERR1	SEQ PARITY ERR0	DEC ERR1	DEC ERR0	ENC ERR1	ENC ERR0
62	FCA::PCI12 ERROR8							
	ADRCNT PARITY ERR0	ADRCNT PARITY ERR1	ADRCNT PARITY ERR2	ADRCNT PARITY ERR3	ADRCNT PARITY ERR4	ADRCNT PARITY ERR5	ADRCNT PARITY ERR6	ADRCNT PARITY ERR7
63	FCA::PCI12 ERROR8							
	(Not used)	(Not used)	(Not used)	(Not used)	BURST PARITY ERR0	BURST PARITY ERR1	BCNT PARITY ERR0	BCNT PARITY ERR1
64	FCA::PCI12 ERROR9							
	OUTADRC PARITY ERR0	OUTADRC PARITY ERR1	OUTCNT PARITY ERR0	OUTCNT PARITY ERR1	INADRCNT PARITY ERR0	INADRCNT PARITY ERR1	IWC PARITY ERR0	IWC PARITY ERR1
65	FCA::PCI12 ERROR9							
	(Not used)	OV32 PARITY ERR	OV2 PARITY ERR	SOOV4 PARITY ERR	DETIWC PARITY ERR	BRDY PARITY ERR	OUT ADROVRN	IN ADROVRN
66	FCA::PCI12 ERROR9							
	SEQ CMP ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
67	FCA::PCI10 ERROR10							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	OUPOIN PARITY ERR	INPOINT PARITY ERR
68	FCA::PCI10 ERROR10							
	(Not used)	SEQ CMP ERR	SEQ PARITY ERR1	SEQ PARITY ERR0	DEC ERR1	DEC ERR0	ENC ERR1	ENC ERR0
69	FCA::PCI12 ERROR10							
	(Not used)	(Not used)	(Not used)	(Not used)	OUTSERR	OUTMPERR	PCI64 PARITY ERR	PCI PARITY ERR
6A	FCA::PCI10 ERROR10							
	(Not used)	SEQ CMP ERR	SEQ PARITY ERR1	SEQ PARITY ERR0	DEC ERR1	DEC ERR0	ENC ERR1	ENC ERR0
6B	FCA::PCI12 ERROR11							
	OUTADRC PARITY ERR0	OUTADRC PARITY ERR1	OUTCNT PARITY ERR0	OUTCNT PARITY ERR1	INADRCNT PARITY ERR0	INADRCNT PARITY ERR1	IWCPA RITYE RR0	IWC PARITY ERR1
6C	FCA::PCI12 ERROR11							
	(Not used)	EQLSTCNT PARITY ERR	OV1 PARITY ERR	OV4 PARITY ERR	DETIWCUP PARITY ERR	(Not used)	OUT ADROVRN	IN ADROVRN
6D	FCA::PCI12 ERROR11							
	(Not used)	MSTRX HUNCR	MSTRX HADER	MSTRX HECCHDE	(Not used)	MSTRX LUNCR	MSTRX LADER	MSTRX LECCHDE
6E	FCA::PCI12 ERROR11							
	(Not used)	TGTRXHUN CR	TGTRXHAD ER	TGTRXHEC CHDE	(Not used)	TGTRX LUNCR	TGTRX LADER	TGTRX LECCHDE
6F	FCA::PCI12 ERROR12							
	(Not used)	SEQ CMP ERR	SEQ PARITY ERR1	SEQ PARITY ERR0	DEC ERR1	DEC ERR0	ENC ERR1	ENC ERR0

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(5) Byte28 = 30 (4/4)

	0	1	2	3	4	5	6	7
70	FCA::PCI12 ERROR12							
	(Not used)	(Not used)	SEQ PARITY ERR1	SEQ PARITY ERR0	DEC ERR1	DEC ERR0	ENC ERR1	ENC ERR0
71	FCA::PCI12 ERROR12							
	(Not used)	SEQ CMP ERR	SEQ PARITY ERR1	SEQ PARITY ERR0	DEC ERR1	DEC ERR0	ENC ERR1	ENC ERR0
72	FCA::PCI12 ERROR12							
	(Not used)	(Not used)	SEQ PARITY ERR1	SEQ PARITY ERR0	DEC ERR1	DEC ERR0	ENC ERR1	ENC ERR0
73	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
74	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
75	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
76	Micro Information							
	CDEV#							
77	Micro Information							
	RDEV#							
78	Micro Information							
	SCSI command							
79	Micro Information							
	LBA# (byte0)							
7A	Micro Information							
	LBA# (byte1)							
7B	Micro Information							
	LBA# (byte2)							
7C	Micro Information							
	LBA# (byte3)							
7D	Micro Information							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E	Micro Information							
	Error Divided Result Code							
7F	Micro Information							
	CHK2 Detected Counter (Low)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(6) Byte28 = 40 (1/4)

	0	1	2	3	4	5	6	7
40	DHUB::DTSTATS							
	CHK2	CHK2A DTN_CTL	CHK2B DTN_DT	CHK2C DTN_MICRO	CHK2D CHSN_CTL	CHK2E CNSN_DT	CHK2F TO/ABT	YWING ERR
41	DHUB::DTSTATS							
	P0USE	(Not used)	P0 ERRINT	P1 ERRINT	ST0 VALID	ST0 CRAB/CMA ERR	ST1 VALID	ST1 CRAB/CMA ERR
42	DHUB::DTSTATS							
	REV NO #3	REV NO #2	REV NO #1	REV NO #0	MP NO #3	MP NO #2	MP NO #1	MP NO #0
43	DHUB::DTSTATS							
	P0 ABT ERR	P0 ENT TO	P0 ACK TO	P0 ST TO	P1 ABT ERR	P1 ENT TO	P1 ACK TO	P1 ST TO
44	DHUB::DTSTATS							
	ABORT	DSK TIMEOUT	P0 DSKTOUT	P1 DSKTOUT	(Not used)	(Not used)	(Not used)	(Not used)
45	DHUB::DTERR0							
	DBFE1 XPTPER	DBFE1 YPTPER	DBFE1 XXPTPER	DBFE1 YYPTPER	DBFE3 XPTPER	DBFE3 YPTPER	DBFE3 XXPTPER	DBFE3 YYPTPER
46	DHUB::DTERR0							
	DBF3 XPTPER	DBF3 YPTPER	DBF3 XXPTPER	DBF3 YYPTPER	DBF4 XPTPER	DBF4 YPTPER	DBF4 XXPTPER	DBF4 YYPTPER
47	DHUB::DTERR0							
	DBF5 XPTPER	DBF5 YPTPER	DBF5 XXPTPER	DBF5 YYPTPER	SQF0 ENCERR M	SQF0 SEQPER M	SQF0 DECERR M	SQF0 STERR M
48	DHUB::DTERR0							
	SQF0 HWERR M	SQF0 ENCERR S	SQF0 SEQPER S	SQF0 DECERR S	SQF0 STERR S	SQF0 HWERR S	SQF0CMP CMPERR	SQF1CMP CMPERR
49	DHUB::DTERR0							
	SQF1 ENCERR M	SQF1 SEQPER M	SQF1 DECERR M	SQF1 HWERR M	SQF1 ENCERR S	SQF1 SEQPER S	SQF1 DECERR S	SQF1 HWERR S
4A	DHUB::DTERR0							
	SQF2 ENCERR M	SQF2 SEQPER M	SQF2 DECERR M	SQF2 HWERR M	SQF2 ENCERR S	SQF2 SEQPER S	SQF2 DECERR S	SQF2 HWERR S
4B	DHUB::DTERR0							
	SQFE2 ENCERR M	SQFE2 SEQPER M	SQFE2 DECERR M	SQFE2 HWERR M	SQFE2 ENCERR S	SQFE2 SEQPER S	SQFE2 DECERR S	SQFE2 HWERR S
4C	DHUB::DTERR0							
	SQF2CMP CMPERR	SQFE2CMP CMPERR	SQF3 ENCERR M	SQF3 SEQPER M	SQF3 DECERR M	SQF3 HWERR M	SQF3 ENCERR S	SQF3 SEQPER S
4D	DHUB::DTERR1							
	SQF3 DECERR S	SQF3 HWERR S	SQF3CMP CMPERR	SQF4 ENCERR M	SQF4 SEQPER M	SQF4 DECERR M	SQF4 HWERR M	SQF4 ENCERR S
4E	DHUB::DTERR1							
	SQF4 SEQPER S	SQF4 DECERR S	SQF4 HWERR S	SQF4CMP CMPERR	SQF5 ENCERR M	SQF5 SEQPER M	SQF5 DECERR M	SQF5 HWERR M
4F	DHUB::DTERR1							
	SQF5 ENCERR S	SQF5 SEQPER S	SQF5 DECERR S	SQF5 HWERR S	SQF6 ENCERR M	SQF6 SEQPER M	SQF6 DECERR M	SQF6 HWERR M

Copyright © 2008, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(6) Byte28 = 40 (2/4)

	0	1	2	3	4	5	6	7
50	DHUB::DTERR1							
	PLCNTF0 CPLCNT PER	PLCNTF0 NPLCNT PER	SQF6 ENCERR S	SQF6 SEQPER S	SQF6 DECERR S	SQF6 HWERR S	SQF5CMP CMPERR	SQF6CMP CMPERR
51	DHUB::DTERR1							
	PLCNTF4 CPLCNT PER	ADRCNTF ADRCNT PERX	ADRCNTF ADRCNT PERXX	ADRCNTF DTNACS PER	ADRCNTF ERR CHK2A0	ADRCNTF ERR CHK2A1	ADRCNTF ERR CHK2A2	ADRCNTF ERR CHK2A3
52	DHUB::DTERR1							
	(Not used)	RXACFF CRC0ERR	RXACFF CRC1ERR	RXACFF SENDERR	RXACFF ACPER	PLCNTF4 NPLCNT PER	PLCNTF5 CPLCNT PER	PLCNTF5 NPLCNT PER
53	DHUB::DTERR2							
	ST1CHKF STDTPER S	ST1CHKF PKIDERR D	ST1CHKF SENDERR D	ST1CHKF SLVIDERR D	ST1CHKF STERR D	ST1CHKF CRCERR D	(Not used)	TSLRCCHK RSLRC CMPERR D
54	DHUB::DTERR2							
	(Not used)	(Not used)	ST0CHKF STDTPER S	ST0CHKF PKIDERR D	ST0CHKF SENDERR D	ST0CHKF SLVIDERR D	ST0CHKF STERR D	ST0CHKF CRCERR D
55	DHUB::DTERR3							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	SQF3 PRERR M	SQF3 PRERR S	RXACFF CMDERR
56	DHUB::DTERR4							
	C0 WAITCNT TIMPER0	C0 ACKTCNT TIMPER0	C0 STTCNT TIMPER0	C0 ENTTCNT TIMPER0	C0 CHABT HWERR M	C0 CHABT HWERR S	C0 ENTTCNT TIMCMPPER	C0 ACKTCNT TIMCMPPER
57	DHUB::DTERR4							
	C0 CHABT ENCERR M	C0 CHABT ENCERR S	C0 CHABT DECERR M	C0 CHABT DECERR S	C0 CHABT SEQPER M	C0 CHABT SEQPER S	C0 RXSEQ HWERR M	C0 RXSEQ HWERR S
58	DHUB::DTERR4							
	C0 RXSEQ ENCERR M	C0 RXSEQ ENCERR S	C0 RXSEQ DECERR M	C0 RXSEQ DECERR S	C0 RXSEQ SEQPER M	C0 RXSEQ SEQPER S	C0 SQP3 HWERR M	C0 SQP3 HWERR S
59	DHUB::DTERR4							
	C0 SQP3 ENCERR M	C0 SQP3 ENCERR S	C0 SQP3 DECERR M	C0 SQP3 DECERR S	C0 SQP3 SEQPER M	C0 SQP3 SEQPER S	(Not used)	(Not used)
5A	DHUB::DTERR4							
	C0 TXSEQ ENCERR M	C0 TXSEQ ENCERR S	C0 TXSEQ DECERR M	C0 TXSEQ DECERR S	C0 TXSEQ SEQPER M	C0 TXSEQ SEQPER S	C0 TXXSEQ HWERR M	C0 TXXSEQ HWERR S
5B	DHUB::DTERR4							
	C0 TXXSEQ ENCERR M	C0 TXXSEQ ENCERR S	C0 TXXSEQ DECERR M	C0 TXXSEQ DECERR S	C0 TXXSEQ SEQPER M	C0 TXXSEQ SEQPER S	C0 DBP0 XPTPERR	C0 DBP0 XXPTPERR
5C	DHUB::DTERR4							
	C0 DBP0 YPTPERR	C0 DBP0 YYPTPERR	C0 DBP3 XPTPERR	C0 DBP3 XXPTPERR	C0 TXSEQ HWERR M	C0 TXSEQ HWERR S	C0 DBP4 XPTPERR	C0 DBP4 XXPTPERR
5D	DHUB::DTERR4							
	C0 DBP4 YPTPERR	C0 DBP4 YYPTPERR	C0 DBP1 XPTPERR	C0 DBP1 XXPTPERR	C0 DBP1 YPTPERR	C0 DBP1 YYPTPERR	C0 WAITCNT TIMCMPPER	C0 STTCNT TIMCMP PER
5E	DHUB::DTERR5							
	C0 WAITCNT TIMPER0	C0 ACKTCNT TIMPER0	C0 STTCNT TIMPER0	C0 ENTTCNT TIMPER0	C1 CHABT HWERR M	C1 CHABT HWERR S	C1 ENTTCNT TIMCMPPER	C1 ACKTCNT TIMCMPPER
5F	DHUB::DTERR5							
	C1 CHABT ENCERR M	C1 CHABT ENCERR S	C1 CHABT DECERR M	C1 CHABT DECERR S	C1 CHABT SEQPER M	C1 CHABT SEQPER S	C1 RXSEQ HWERR M	C1 RXSEQ HWERR S

Copyright © 2008, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(6) Byte28 = 40 (3/4)

	0	1	2	3	4	5	6	7
60	DHUB::DTERR5							
	C1 RXSEQ ENCERR M	C1 RXSEQ ENCERR S	C1 RXSEQ DECERR M	C1 RXSEQ DECERR S	C1 RXSEQ SEQPER M	C1 RXSEQ SEQPER S	C1 SQP3 HWERR M	C1 SQP3 HWERR S
61	DHUB::DTERR5							
	C1 SQP3 ENCERR M	C1 SQP3 ENCERR S	C1 SQP3 DECERR M	C1 SQP3 DECERR S	C1 SQP3 SEQPER M	C1 SQP3 SEQPER S	(Not used)	(Not used)
62	DHUB::DTERR5							
	C1 TXSEQ ENCERR M	C1 TXSEQ ENCERR S	C1 TXSEQ DECERR M	C1 TXSEQ DECERR S	C1 TXSEQ SEQPER M	C1 TXSEQ SEQPER S	C1 TXXSEQ HWERR M	C1 TXXSEQ HWERR S
63	DHUB::DTERR5							
	C1 TXXSEQ ENCERR M	C1 TXXSEQ ENCERR S	C1 TXXSEQ DECERR M	C1 TXXSEQ DECERR S	C1 TXXSEQ SEQPER M	C1 TXXSEQ SEQPER S	C1 DBP0 XPTPERR	C1 DBP0 XXPTPERR
64	DHUB::DTERR5							
	C1 DBP0 YPTPERR	C1 DBP0 YYPTPERR	C1 DBP3 XPTPERR	C1 DBP3 XXPTPERR	C1 TXSEQ HWERR M	C1 TXSEQ HWERR S	C1 DBP4 XPTPERR	C1 DBP4 XXPTPERR
65	DHUB::DTERR5							
	C1 DBP4 YPTPERR	C1 DBP4 YYPTPERR	C1 DBP1 XPTPERR	C1 DBP1 XXPTPERR	C1 DBP1 YPTPERR	C1 DBP1 YYPTPERR	C1 WAITCNT TIMCMPPER	C1 STTCNT TIMCMP PER
66	DHUB::DTERR6							
	C1 PLCNTRX NPLCNT PER S	C1 PLCNTRX CPLCNT PER S	C1 PLCNTTX NPLCNT PER S	C1 PLCNTTX CPLCNT PER S	C0 PLCNTRX NPLCNT PER S	C0 PLCNTRX CPLCNT PER S	C0 PLCNTTX NPLCNT PER S	C0 PLCNTTX CPLCNT PER S
67	DHUB::DTERR6							
	C1 TXXSEQ CMPCMP ERR	C0 TXXSEQ CMPCMP ERR	C1 TXSEQ CMPCMP ERR	C0 TXSEQ CMPCMP ERR	C1 SQP3 CMPCMP ERR	C0 SQP3 CMPCMP ERR	C1 CHABT CMPCMP PER	C0 CHABT CMPCMP PER
68	DHUB::DTERR6							
	(Not used)	(Not used)	C1 TXSEQ ACERR M	C1 TXSEQ ACERR S	C0 TXSEQ ACERR M	C0 TXSEQ ACERR S	C1 RXSEQ CMPCMP ERR	C0 RXSEQ CMPCMP ERR
69	DHUB::DRACDT0							
	CACHE access address 1 (Byte0)							
6A	DHUB::DRACDT0							
	CACHE access address 1 (Byte1)							
6B	DHUB::DRACDT1							
	CACHE access address 2 (Byte0)							
6C	DHUB::DRACDT1							
	CACHE access address 2 (Byte1)							
6D	DHUB::DTST00							
	CACHE status (Byte0)							
6E	DHUB::DTST10							
	CACHE status (Byte1)							
6F	DHUB::SQ0M							
	The sequencer value of SQ0M							

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(6) Byte28 = 40 (4/4)

	0	1	2	3	4	5	6	7
70	DHUB::SQ3M							
	The sequencer value of SQ3M							
71	DHUB::SQ5M							
	The sequencer value of S SQ5M							
72	FCA::SQ50_A							
	The sequencer value of SQ50_A							
73	FCA::SQ50_B							
	The sequencer value of SQ50_B							
74	DHUB::DTMODE0							
	P0 REQ7	P0 REQ6	P0 REQ5	P0 REQ4	P0 REQ3	P0 REQ2	P0 REQ1	P0 REQ0
75	DHUB::DTMODE0							
	P1 REQ7	P1 REQ6	P1 REQ5	P1 REQ4	P1 REQ3	P1 REQ2	P1 REQ1	P1 REQ0
76	Micro Information							
	CDEV#							
77	Micro Information							
	RDEV#							
78	Micro Information							
	SCSI command							
79	Micro Information							
	LBA# (byte0)							
7A	Micro Information							
	LBA# (byte1)							
7B	Micro Information							
	LBA# (byte2)							
7C	Micro Information							
	LBA# (byte3)							
7D	Micro Information							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E	Micro Information							
	Error Divided Result Code							
7F	Micro Information							
	CHK2 Detected Counter (Low)							

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(7) Byte28 = 50 (1/4)

	0	1	2	3	4	5	6	7
40	FCA::DTNCHK2F0							
	CXIP_DT B0 PARITY ERR	CXIP_DT B1 PARITY ERR	CXIP_DT B2 PARITY ERR	CXIP_DT B3 PARITY ERR	CXIP_DT B4 PARITY ERR	CXIP_DT B5 PARITY ERR	CXIP_DT B6 PARITY ERR	CXIP_DT B7 PARITY ERR
41	FCA::DTNCHK2F0							
	CXOR_DT B0 PARITY ERR	CXOR_DT B1 PARITY ERR	CXOR_DT B2 PARITY ERR	CXOR_DT B3 PARITY ERR	CXOR_DT B4 PARITY ERR	CXOR_DT B5 PARITY ERR	CXOR_DT B6 PARITY ERR	CXOR_DT B7 PARITY ERR
42	FCA::DTNCHK2F0							
	BBF_OUTDT B0 PARITY ERR	BBF_OUTDT B1 PARITY ERR	BBF_OUTDT B2 PARITY ERR	BBF_OUTDT B3 PARITY ERR	BBF_OUTDT B4 PARITY ERR	BBF_OUTDT B5 PARITY ERR	BBF_OUTDT B6 PARITY ERR	BBF_OUTDT B7 PARITY ERR
43	FCA::DTNCHK2F1							
	STS0 B0 PARITY ERR	STS0 B1 PARITY ERR	STS0 B2 PARITY ERR	STS0 B3 PARITY ERR	STS0 B4 PARITY ERR	STS0 B5 PARITY ERR	STS0 B6 PARITY ERR	STS0 B7 PARITY ERR
44	FCA::DTNCHK2F1							
	STS0P B0 PARITY ERR	STS0P B1 PARITY ERR	STS0P B2 PARITY ERR	STS0P B3 PARITY ERR	STS0P B4 PARITY ERR	STS0P B5 PARITY ERR	STS0P B6 PARITY ERR	STS0P B7 PARITY ERR
45	FCA::DTNCHK2F1							
	STS1 B0 PARITY ERR	STS1 B1 PARITY ERR	STS1 B2 PARITY ERR	STS1 B3 PARITY ERR	STS1 B4 PARITY ERR	STS1 B5 PARITY ERR	STS1 B6 PARITY ERR	STS1 B7 PARITY ERR
46	FCA::DTNCHK2F1							
	STS1P B0 PARITY ERR	STS1P B1 PARITY ERR	STS1P B2 PARITY ERR	STS1P B3 PARITY ERR	STS1P B4 PARITY ERR	STS1P B5 PARITY ERR	STS1P B6 PARITY ERR	STS1P B7 PARITY ERR
47	FCA::DTNCHK2F2							
	QDSTS0 B0 PARITY ERR	QDSTS0 B1 PARITY ERR	QDSTS0 B2 PARITY ERR	QDSTS0 B3 PARITY ERR	QDSTS0 B4 PARITY ERR	QDSTS0 B5 PARITY ERR	QDSTS0 B6 PARITY ERR	QDSTS0 B7 PARITY ERR
48	FCA::DTNCHK2F2							
	QDSTS1 B0 PARITY ERR	QDSTS1 B1 PARITY ERR	QDSTS1 B2 PARITY ERR	QDSTS1 B3 PARITY ERR	QDSTS1 B4 PARITY ERR	QDSTS1 B5 PARITY ERR	QDSTS1 B6 PARITY ERR	QDSTS1 B7 PARITY ERR
49	FCA::DTNCHK2F2							
	STS0 ERR	STS1 ERR	QDTASTS ERR	STS0 CRC ERR	STS1 CRC ERR	RTNCRC CMP ERR0	RTNCRC CMP ERR1	ST0ECODE ERR
4A	FCA::DTNCHK2F2							
	ST1ECODE ERR	PATHID ERR0	PATHID ERR1	SLVID ERR0	SLVID ERR1	(Not used)	(Not used)	(Not used)
4B	FCA::CWCHK2F0							
	BBF_DT B0 PARITY ERR	BBF_DT B1 PARITY ERR	BBF_DT B2 PARITY ERR	BBF_DT B3 PARITY ERR	BBF_DT B4 PARITY ERR	BBF_DT B5 PARITY ERR	BBF_DT B6 PARITY ERR	BBF_DT B7 PARITY ERR
4C	FCA::CWCHK2F0							
	FBF_DT B0 PARITY ERR	FBF_DT B1 PARITY ERR	FBF_DT B2 PARITY ERR	FBF_DT B3 PARITY ERR	FBF_DT B4 PARITY ERR	FBF_DT B5 PARITY ERR	FBF_DT B6 PARITY ERR	FBF_DT B7 PARITY ERR
4D	FCA::CWCHK2F0							
	GBF_DT B0 PARITY ERR	GBF_DT B1 PARITY ERR	GBF_DT B2 PARITY ERR	GBF_DT B3 PARITY ERR	GBF_DT B4 PARITY ERR	GBF_DT B5 PARITY ERR	GBF_DT B6 PARITY ERR	GBF_DT B7 PARITY ERR
4E	FCA::CWCHK2F0							
	SLRC ERR	WTSEQ ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4F	FCA::CWCHK2G0							
	CW LA ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2008, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(7) Byte28 = 50 (2/4)

	0	1	2	3	4	5	6	7
50	FCA::PMEMCHK2F							
	MSTB DT B0 PARITY ERR	MSTB DT B1 PARITY ERR	MSTB DT B2 PARITY ERR	MSTB DT B3 PARITY ERR	MSTB DT B4 PARITY ERR	MSTB DT B5 PARITY ERR	MSTB DT B6 PARITY ERR	MSTB DT B7 PARITY ERR
51	FCA::PMEMCHK2F							
	LBF DT B0 PARITY ERR	LBF DT B1 PARITY ERR	LBF DT B2 PARITY ERR	LBF DT B3 PARITY ERR	LBF DT B4 PARITY ERR	LBF DT B5 PARITY ERR	LBF DT B6 PARITY ERR	LBF DT B7 PARITY ERR
52	FCA::PMEMCHK2F							
	MSTWT DT B0 PARITY ERR	MSTWT DT B1 PARITY ERR	MSTWT DT B2 PARITY ERR	MSTWT DT B3 PARITY ERR	MSTWT DT B4 PARITY ERR	MSTWT DT B5 PARITY ERR	MSTWT DT B6 PARITY ERR	MSTWT DT B7 PARITY ERR
53	FCA:: AESCHK2F0							
	DIBUF DTPER7	DIBUF DTPER6	DIBUF DTPER5	DIBUF DTPER4	DIBUF DTPER3	DIBUF DTPER2	DIBUF DTPER1	DIBUF DTPER0
54	FCA:: AESCHK2F0							
	EIBUF DTPER7	EIBUF DTPER6	EIBUF DTPER5	EIBUF DTPER4	EIBUF DTPER3	EIBUF DTPER2	EIBUF DTPER1	EIBUF DTPER0
55	FCA:: AESCHK2F0							
	DOBUF DTPER15	DOBUF DTPER14	DOBUF DTPER13	DOBUF DTPER12	DOBUF DTPER11	DOBUF DTPER10	DOBUF DTPER9	DOBUF DTPER8
56	FCA:: AESCHK2F0							
	DOBUF DTPER7	DOBUF DTPER6	DOBUF DTPER5	DOBUF DTPER4	DOBUF DTPER3	DOBUF DTPER2	DOBUF DTPER1	(Not used)
57	FCA:: AESCHK2F1							
	EOBUF DTPER15	EOBUF DTPER14	EOBUF DTPER13	EOBUF DTPER12	EOBUF DTPER11	EOBUF DTPER10	EOBUF DTPER9	EOBUF DTPER8
58	FCA:: AESCHK2F1							
	EOBUF DTPER7	EOBUF DTPER6	EOBUF DTPER5	EOBUF DTPER4	EOBUF DTPER3	EOBUF DTPER2	EOBUF DTPER1	EOBUF DTPER0
59	FCA:: AESCHK2F1							
	CRC CMPERR	AESE ERR3	AESD ERR3	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5A	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5B	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5C	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2008, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(7) Byte28 = 50 (3/4)

	0	1	2	3	4	5	6	7
60	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
61	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
62	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
63	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
64	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
65	FCA::CSAW0							
	Slave1 CACHE write address (Byte0)							
66	FCA::CSAW0CNT							
	Slave1 CACHE write address (Byte1)							
67	FCA::CSAW0CNT							
	Slave1 CACHE write address (Byte2)							
68	FCA::CSAW0CNT							
	Slave1 CACHE write address (Byte3)							
69	FCA::CSAW0CNT							
	Slave1 CACHE write address (Byte4)							
6A	FCA::CSAW1							
	Slave2 CACHE write address (Byte0)							
6B	FCA::CSAW1CNT							
	Slave2 CACHE write address (Byte1)							
6C	FCA::CSAW1CNT							
	Slave2 CACHE write address (Byte2)							
6D	FCA::CSAW1CNT							
	Slave2 CACHE write address (Byte3)							
6E	FCA::CSAW1CNT							
	Slave2 CACHE write address (Byte4)							
6F	DHUB::DTSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_ MICRO)	CHK2D (CHSN_ CTL)	CHK2E (CHSN_DT)	CHK2F (TOV/ABT)	YWING ERR

Copyright © 2008, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(7) Byte28 = 50 (4/4)

	0	1	2	3	4	5	6	7
70	DHUB::DTSTATS							
	POUSE	(Not used)	P0 ERRINT	P1 ERRINT	ST0 VALID	ST0 CARB/CMA ERR	ST1 VALID	ST1 CARB/CMA ERR
71	DHUB::DTSTATS							
	REV NO3	REV NO2	REV NO1	REV NO0	MP NO3	MP NO2	MP NO1	MP NO0
72	DHUB::DTSTATS							
	P0 ABT ERR	P0 ENT TO	P0 ACK TO	P0 ST TO	P1 ABT ERR	P1 ENT TO	P1 ACK TO	P1 ST TO
73	DHUB::DTSTATS							
	ABORT	DSK TIMEOUT	P0 DSKTOUT	P1 DSKTOUT	(Not used)	(Not used)	(Not used)	(Not used)
74	DHUB::DTERR3							
	(Not used)	(Not used)	(Not used)	SMMDRM	TRMDERM	SQF3 PRERRM	SQF3 PRERRS	RXACFF CMDERRC
75	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
76	Micro Information							
	CDEV#							
77	Micro Information							
	RDEV#							
78	Micro Information							
	SCSI command							
79	Micro Information							
	LBA# (byte0)							
7A	Micro Information							
	LBA# (byte1)							
7B	Micro Information							
	LBA# (byte2)							
7C	Micro Information							
	LBA# (byte3)							
7D	Micro Information							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E	Micro Information							
	Error Divided Result Code							
7F	Micro Information							
	CHK2 Detected Counter (Low)							

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(8) Byte28 = 51 (1/4)

	0	1	2	3	4	5	6	7
40	FCA::DTNCHK2F0							
	CXIP_DT B0 PARITY ERR	CXIP_DT B1 PARITY ERR	CXIP_DT B2 PARITY ERR	CXIP_DT B3 PARITY ERR	CXIP_DT B4 PARITY ERR	CXIP_DT B5 PARITY ERR	CXIP_DT B6 PARITY ERR	CXIP_DT B7 PARITY ERR
41	FCA::DTNCHK2F0							
	CXOR_DT B0 PARITY ERR	CXOR_DT B1 PARITY ERR	CXOR_DT B2 PARITY ERR	CXOR_DT B3 PARITY ERR	CXOR_DT B4 PARITY ERR	CXOR_DT B5 PARITY ERR	CXOR_DT B6 PARITY ERR	CXOR_DT B7 PARITY ERR
42	FCA::DTNCHK2F0							
	BBF_OUTDT B0 PARITY ERR	BBF_OUTDT B1 PARITY ERR	BBF_OUTDT B2 PARITY ERR	BBF_OUTDT B3 PARITY ERR	BBF_OUTDT B4 PARITY ERR	BBF_OUTDT B5 PARITY ERR	BBF_OUTDT B6 PARITY ERR	BBF_OUTDT B7 PARITY ERR
43	FCA::DTNCHK2F1							
	STS0 B0 PARITY ERR	STS0 B1 PARITY ERR	STS0 B2 PARITY ERR	STS0 B3 PARITY ERR	STS0 B4 PARITY ERR	STS0 B5 PARITY ERR	STS0 B6 PARITY ERR	STS0 B7 PARITY ERR
44	FCA::DTNCHK2F1							
	STS0P B0 PARITY ERR	STS0P B1 PARITY ERR	STS0P B2 PARITY ERR	STS0P B3 PARITY ERR	STS0P B4 PARITY ERR	STS0P B5 PARITY ERR	STS0P B6 PARITY ERR	STS0P B7 PARITY ERR
45	FCA::DTNCHK2F1							
	STS1 B0 PARITY ERR	STS1 B1 PARITY ERR	STS1 B2 PARITY ERR	STS1 B3 PARITY ERR	STS1 B4 PARITY ERR	STS1 B5 PARITY ERR	STS1 B6 PARITY ERR	STS1 B7 PARITY ERR
46	FCA::DTNCHK2F1							
	STS1P B0 PARITY ERR	STS1P B1 PARITY ERR	STS1P B2 PARITY ERR	STS1P B3 PARITY ERR	STS1P B4 PARITY ERR	STS1P B5 PARITY ERR	STS1P B6 PARITY ERR	STS1P B7 PARITY ERR
47	FCA::DTNCHK2F2							
	QDSTS0 B0 PARITY ERR	QDSTS0 B1 PARITY ERR	QDSTS0 B2 PARITY ERR	QDSTS0 B3 PARITY ERR	QDSTS0 B4 PARITY ERR	QDSTS0 B5 PARITY ERR	QDSTS0 B6 PARITY ERR	QDSTS0 B7 PARITY ERR
48	FCA::DTNCHK2F2							
	QDSTS1 B0 PARITY ERR	QDSTS1 B1 PARITY ERR	QDSTS1 B2 PARITY ERR	QDSTS1 B3 PARITY ERR	QDSTS1 B4 PARITY ERR	QDSTS1 B5 PARITY ERR	QDSTS1 B6 PARITY ERR	QDSTS1 B7 PARITY ERR
49	FCA::DTNCHK2F2							
	STS0 ERR	STS1 ERR	QDTASTS ERR	STS0 CRC ERR	STS1 CRC ERR	RTNCRC CMP ERR0	RTNCRC CMP ERR1	ST0ECOD EERR
4A	FCA::DTNCHK2F2							
	ST1ECODE ERR	PATHID ERR0	PATHID ERR1	SLVID ERR0	SLVID ERR1	(Not used)	(Not used)	(Not used)
4B	FCA::CRCHK2F0							
	PAD B0 PARITY ERR	PAD B1 PARITY ERR	PAD B2 PARITY ERR	PAD B3 PARITY ERR	PAD B4 PARITY ERR	PAD B5 PARITY ERR	PAD B6 PARITY ERR	PAD B7 PARITY ERR
4C	FCA::CRCHK2F0							
	HBF_DT B0 PARITY ERR	HBF_DT B1 PARITY ERR	HBF_DT B2 PARITY ERR	HBF_DT B3 PARITY ERR	HBF_DT B4 PARITY ERR	HBF_DT B5 PARITY ERR	HBF_DT B6 PARITY ERR	HBF_DT B7 PARITY ERR
4D	FCA::CRCHK2F0							
	OUTDT B0 PARITY ERR	OUTDT B1 PARITY ERR	OUTDT B2 PARITY ERR	OUTDT B3 PARITY ERR	OUTDT B4 PARITY ERR	OUTDT B5 PARITY ERR	OUTDT B6 PARITY ERR	OUTDT B7 PARITY ERR
4E	FCA::CRCHK2F0							
	ENDCODE ERR	RD CRC ERR	CR SLRC ERR	LLRC ERR	CRWTSEQ ERR	(Not used)	(Not used)	(Not used)
4F	FCA::CRCHK2G0							
	CR LA ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2008, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(8) Byte28 = 51 (2/4)

	0	1	2	3	4	5	6	7
50	FCA::PMEMCHK2F							
	MSTB DT B0 PARITY ERR	MSTB DT B1 PARITY ERR	MSTB DT B2 PARITY ERR	MSTB DT B3 PARITY ERR	MSTB DT B4 PARITY ERR	MSTB DT B5 PARITY ERR	MSTB DT B6 PARITY ERR	MSTB DT B7 PARITY ERR
51	FCA::PMEMCHK2F							
	LBF DT B0 PARITY ERR	LBF DT B1 PARITY ERR	LBF DT B2 PARITY ERR	LBF DT B3 PARITY ERR	LBF DT B4 PARITY ERR	LBF DT B5 PARITY ERR	LBF DT B6 PARITY ERR	LBF DT B7 PARITY ERR
52	FCA::PMEMCHK2F							
	MSTWT DT B0 PARITY ERR	MSTWT DT B1 PARITY ERR	MSTWT DT B2 PARITY ERR	MSTWT DT B3 PARITY ERR	MSTWT DT B4 PARITY ERR	MSTWT DT B5 PARITY ERR	MSTWT DT B6 PARITY ERR	MSTWT DT B7 PARITY ERR
53	FCA:: AESCHK2F0							
	DIBUF DTPER7	DIBUF DTPER6	DIBUF DTPER5	DIBUF DTPER4	DIBUF DTPER3	DIBUF DTPER2	DIBUF DTPER1	DIBUF DTPER0
54	FCA:: AESCHK2F0							
	EIBUF DTPER7	EIBUF DTPER6	EIBUF DTPER5	EIBUF DTPER4	EIBUF DTPER3	EIBUF DTPER2	EIBUF DTPER1	EIBUF DTPER0
55	FCA:: AESCHK2F0							
	DOBUF DTPER15	DOBUF DTPER14	DOBUF DTPER13	DOBUF DTPER12	DOBUF DTPER11	DOBUF DTPER10	DOBUF DTPER9	DOBUF DTPER8
56	FCA:: AESCHK2F0							
	DOBUF DTPER7	DOBUF DTPER6	DOBUF DTPER5	DOBUF DTPER4	DOBUF DTPER3	DOBUF DTPER2	DOBUF DTPER1	(Not used)
57	FCA:: AESCHK2F1							
	EOBUF DTPER15	EOBUF DTPER14	EOBUF DTPER13	EOBUF DTPER12	EOBUF DTPER11	EOBUF DTPER10	EOBUF DTPER9	EOBUF DTPER8
58	FCA:: AESCHK2F1							
	EOBUF DTPER7	EOBUF DTPER6	EOBUF DTPER5	EOBUF DTPER4	EOBUF DTPER3	EOBUF DTPER2	EOBUF DTPER1	EOBUF DTPER0
59	FCA:: AESCHK2F1							
	CRC CMPERR	AESE ERR3	AESD ERR3	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5A	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5B	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5C	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5D	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5E	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5F	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2008, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(8) Byte28 = 51 (3/4)

	0	1	2	3	4	5	6	7
60	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
61	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
62	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
63	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
64	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
65	FCA::CSAR0							
	CACHE read address (Byte0)							
66	FCA::CSACNTR							
	CACHE read address (Byte1)							
67	FCA::CSACNTR							
	CACHE read address (Byte2)							
68	FCA::CSACNTR							
	CACHE read address (Byte3)							
69	FCA::CSACNTR							
	CACHE read address (Byte4)							
6A	DHUB::DTSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_ MICRO)	CHK2D (CHSN_ CTL)	CHK2E (CHSN_DT)	CHK2F (TOV/ABT)	YWING ERR
6B	DHUB::DTSTATS							
	POUSE	(Not used)	P0 ERRINT	P1 ERRINT	ST0 VALID	ST0 CARB/CMA ERR	ST1 VALID	ST1 CARB/CMA ERR
6C	DHUB::DTSTATS							
	REV NO3	REV NO2	REV NO1	REV NO0	MP NO3	MP NO2	MP NO1	MP NO0
6D	DHUB::DTSTATS							
	P0 ABT ERR	P0 ENT TO	P0 ACK TO	P0 ST TO	P1 ABT ERR	P1 ENT TO	P1 ACK TO	P1 ST TO
6E	DHUB::DTSTATS							
	ABORT	DSK TIMEOUT	P0 DSKTOUT	P1 DSKTOUT	(Not used)	(Not used)	(Not used)	(Not used)
6F	DHUB::DTERR3							
	(Not used)	(Not used)	(Not used)	SMMDR M	TRMDER M	SQF3 PRERR M	SQF3 PRERR S	RXACFF CMDERR C

Copyright © 2008, Hitachi, Ltd.

Byte27 = 8A (FCA CHK2) Byte40-7F Detail

(8) Byte28 = 51 (4/4)

	0	1	2	3	4	5	6	7
70	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
71	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
72	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
73	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
74	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
75	Reserved							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
76	Micro Information							
	CDEV#							
77	Micro Information							
	RDEV#							
78	Micro Information							
	SCSI command							
79	Micro Information							
	LBA# (byte0)							
7A	Micro Information							
	LBA# (byte1)							
7B	Micro Information							
	LBA# (byte2)							
7C	Micro Information							
	LBA# (byte3)							
7D	Micro Information							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7E	Micro Information							
	Error Divided Result Code							
7F	Micro Information							
	CHK2 Detected Counter (Low)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2)

	0	1	2	3	4	5	6	7
00 – 05	Time Stamp							
06	Format Message							
07	Processor ID							
08 – 09	System Error Code							
0A – 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV#high (Logical DKC#)							
12 – 13	LDEV#low (Logical DKC in LDEV#)							
14	CDEV#							
15	RDEV#							
16 – 17	Internal SSB Log Number							
18 – 19	Related Failure Log Number							
1A – 1B	Related SIM Log Number							
1C – 1D	Related SSB Log Number							
1E	(Reserved)							
1F	SCB							
20 – 22	Basic SSB							
23	Count							
24	SP# 2^1	SP# 2^0	CNTL#	DKU Physical Device#				
25	Cylinder Address (low)							
26	Cylinder Address (high)				Head Address			
27	Format (x‘8’)				Message (x‘B’)			
28	SubCode							
29 – 31	Detail Information (See Following Pages)							
32	Module ID							
33	Routine ID							
34	P/K ID			Message Code (x‘0’)				
35	SSID for Self Subsystem (Low)							
36 – 37	Symptom Code (x‘FF8B’) (This information is not available before SSB reported to HOST)							
38	Log and Message Control (x‘00’)							
39	Program Action Control (x‘00’)							
3A – 3B	Configuration Information							
3C	(Reserved)							
3D – 3E	Cylinder Address							
3F	Head Address							
40 – 7F	Detail Information (See Following Pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte28-31 Detail

(1) Byte28 = 10 or 13 or 21 or 23

	0	1	2	3	4	5	6	7
28	Subcode (x‘10’ or x‘13’ or x‘21’ or x‘23’)							
29	DRR::DRSTATS							
	XFR END	XFR EXEC	(RSV)	(RSV)	XFR END (CMD A)	XFR EXEC (CMD A)	XFR END (CMD B)	XFR EXEC (CMD B)
2A	DRR::DRSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_SOFT)	CHK2D (CHSN_CTL)	CHK2E (CHSN_DT)	CHK2F (TOV/ABT)	CHK1B
2B	DRR::DRSTATS							
	P0 USE FLAG	DSK TIMEOUT	P0 ERR INT	P1 ERR INT	ST0 VALID	ST0 CARB/CMA ERR	ST1 VALID	ST1 CARB/CMA ERR
2C	DRR::DRERR4							
	DBD1M DATA PARITY ERR	DBD1N DATA PARITY ERR	DBD2 DATA PARITY ERR	DBD3 DATA PARITY ERR	DBD4M DATA PARITY ERR	DBD4N DATA PARITY ERR	(RSV)	(RSV)
2D	DRR::DRERR4							
	(RSV)	DBDE4M DATA PARITY ERR	DBDE4N DATA PARITY ERR	WRITE LA CMP ERR1	WRITE LA CMP ERR2	WRITE SLRC CMP ERR	WRITE SLRC PARITY ERR	SLRC DATA PARITY ERR
2E	DRR::DRERR4							
	DTSEL DATA PARITY ERR	ACGEN DATA PARITY ERR	READ LA CMP ERR1	READ LA CMP ERR2	READ LA PARITY ERR	READ SLRC CMP ERR	READ SLRC PARITY ERR	PLRC PARITY ERR
2F	DRR::DRERR4							
	(RSV)	(RSV)	(RSV)	DBDE4M VERIFY ERR	DBDE4N VERIFY ERR	RPLRCCHK CPLRC0PER	RPLRCCHK DTENDERR	(RSV)
30	DRR::DRERR4							
	ST1 DTPER	ST1CHK ST0CMPER	DBD1M_C2 UCRCTERR	DBD1M_C2 ADRERR	DBD1M_C2 ECCERR	DBD1N_C2 UCRCTERR	DBD1N_C2 ADRERR	DBD1N_C2 ECCERR
31	DRR::DRERR4							
	(RSV)	(RSV)	(RSV)	(RSV)	DBD3X DTPER	ST0 DTPER	ST0 BYTE6 RTNCODEERR	ST0 BYTE7 RTNCODE ERR

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte28-31 Detail

(2) Byte28 = 11 or 20 or 22 or 40

	0	1	2	3	4	5	6	7
28	Subcode (x‘11’ or x‘20’ or x‘22’ or x‘40’)							
29	DRR::DRSTATS							
	XFR END	XFR EXEC	(RSV)	(RSV)	XFR END (CMD A)	XFR EXEC (CMD A)	XFR END (CMD B)	XFR EXEC (CMD B)
2A	DRR::DRSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_SOFT)	CHK2D (CHSN_CTL)	CHK2E (CHSN_DT)	CHK2F (TOV/ABT)	CHK1B
2B	DRR::DRSTATS							
	P0 USE FLAG	DSK TIMEOUT	P0 ERR INT	P1 ERR INT	ST0 VALID	ST0 CARB/CMA ERR	ST1 VALID	ST1 CARB/CMA ERR
2C	DRR::DRSTATS							
	P0 ABT ERR	P0 ENT TOV	P0 ACK TOV	P0 ST TOV	P0 ABT ERR	P0 ENT TOV	P0 ACK TOV	P0 ST TOV
2D	DRR::TPRMA2							
	PARM_A VERIFY_N	PARM_A VERIFY_M	PARM_A MRCF	PARM_A 2WR MODE	PARM_A XFRMODE ‘2’: Read1, ‘3’: Read2 ‘C’: Write, ‘E’: CACHE Copy			
2E	DRR::TPRMA2							
	PARM_A Parity Calculate Parameter0							
2F	DRR::TPRMB2							
	PARM_B VERIFY_N	PARM_B VERIFY_M	PARM_B MRCF	PARM_B 2WR MODE	PARM_B XFRMODE ‘2’: Read1, ‘3’: Read2 ‘C’: Write, ‘E’: CACHE Copy			
30	DRR::TPRMB2							
	PARM_B Parity Calculate Parameter0							
31	DRR::DRMODE0							
	CHK2 INT ENABLE	CHK2A ERR ENABLE	CHK2B ERR ENABLE	CHK2C ERR ENABLE	CHK2D ERR ENABLE	CHK2E ERR ENABLE	CHK2F ERR ENABLE	(RSV)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte28-31 Detail

(3) Byte28 = 21

	0	1	2	3	4	5	6	7
28	Subcode (x'21')							
29	DRR::DRSTATS							
	XFR END	XFR EXEC	(RSV)	(RSV)	XFR END (CMD A)	XFR EXEC (CMD A)	XFR END (CMD B)	XFR EXEC (CMD B)
2A	DRR::DRSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_SOFT)	CHK2D (CHSN_CTL)	CHK2E (CHSN_DT)	CHK2F (TOV/ABT)	CHK1B
2B	DRR::DRSTATS							
	P0 USE FLAG	DSK TIMEOUT	P0 ERR INT	P1 ERR INT	ST0 VALID	ST0 CARB/CMA ERR	ST1 VALID	ST1 CARB/CMA ERR
2C	DRR::DRERR5							
	(RSV)	(RSV)	(RSV)	2WRITE SAME CLS ERR	2WRITE SAME CMA ERR	SQD2 PARM ERR (M)	SQD2 PARM ERR (S)	PRM64 EOR ERR
2D	DRR::DRERR4							
	(RSV)	DBDE4M DATA PARITY ERR	DBDE4N DATA PARITY ERR	WRITE LA CMP ERR1	WRITE LA CMP ERR2	WRITE SLRC CMP ERR	WRITE SLRC PARITY ERR	SLRC DATA PARITY ERR
2E	DRR::DRERR4							
	DTSEL DATA PARITY ERR	ACGEN DATA PARITY ERR	READ LA CMP ERR1	READ LA CMP ERR2	READ LA PARITY ERR	READ SLRC CMP ERR	READ SLRC PARITY ERR	PLRC PARITY ERR
2F	DRR::DRERR4							
	(RSV)	(RSV)	(RSV)	DBDE4M VERIFY ERR	DBDE4N VERIFY ERR	RPLRCCHK CPLRC0PER	RPLRCCHK DTENDERR	(RSV)
30	DRR::DRERR4							
	ST1 DTPER	ST1CHK ST0CMPER	DBD1M_C2 UCRCTERR	DBD1M_C2 ADRERR	DBD1M_C2 ECCERR	DBD1N_C2 UCRCTERR	DBD1N_C2 ADRERR	DBD1N_C2 ECCERR
31	DRR::DRERR4							
	(RSV)	(RSV)	(RSV)	(RSV)	DBD3X DTPER	ST0 DTPER	ST0 BYTE6 RTN CODEERR	ST0 BYTE7 RTN CODEERR

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte28-31 Detail

(4) Byte28 = 30

	0	1	2	3	4	5	6	7
28		Subcode (x'30')						
29		DRR::DRSTATS						
	XFR END	XFR EXEC	(RSV)	(RSV)	XFR END (CMD A)	XFR EXEC (CMD A)	XFR END (CMD B)	XFR EXEC (CMD B)
2A		DRR::DRSTATS						
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_SOFT)	CHK2D (CHSN_CTL)	CHK2E (CHSN_DT)	CHK2F (TOV/ABT)	CHK1B
2B		DRR::DRSTATS						
	P0 USE FLAG	DSK TIMEOUT	P0 ERR INT	P1 ERR INT	ST0 VALID	ST0 CARB/CMA ERR	ST1 VALID	ST1 CARB/CMA ERR
2C		DRR::DRERR1						
	SQD3 ENCERR (M)	SQD3 SEQPER (M)	SQD3 DECERR (M)	SQD3 HW ERR (M)	SQD3 ENCERR (S)	SQD3 SEQPER (S)	SQD3 DECERR (S)	SQD3 HW ERR (S)
2D		DRR::DRERR1						
	SQD4M ENCERR (M)	SQD4M SEQPER (M)	SQD4M DECERR (M)	SQD4M HW ERR (M)	SQD4M ENCERR (S)	SQD4M SEQPER (S)	SQD4M DECERR (S)	SQD4M HW ERR (S)
2E		DRR::DRERR1						
	SQD4N ENCERR (M)	SQD4N SEQPER (M)	SQD4N DECERR (M)	SQD4N HW ERR (M)	SQD4N ENCERR (S)	SQD4N SEQPER (S)	SQD4N DECERR (S)	SQD4N HW ERR (S)
2F		DRR::DRERR1						
	SQDE0M ENCERR (M)	SQDE0M SEQPER (M)	SQDE0M DECERR (M)	SQDE0M HW ERR (M)	SQDE0M ENCERR (S)	SQDE0M SEQPER (S)	SQDE0M DECERR (S)	SQDE0M HW ERR (S)
30		DRR::DRERR1						
	SQDE0N ENCERR (M)	SQDE0N SEQPER (M)	SQDE0N DECERR (M)	SQDE0N HW ERR (M)	SQDE0N ENCERR (S)	SQDE0N SEQPER (S)	SQDE0N DECERR (S)	SQDE0N HW ERR (S)
31		DRR::DRERR1						
	S64T ENCERR (M)	S64T SEQPER (M)	S64T DECERR (M)	S64T HW ERR (M)	S64T ENCERR (S)	S64T SEQPER (S)	S64T DECERR (S)	S64T HW ERR (S)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte28-31 Detail

(5) Byte28 = 31

	0	1	2	3	4	5	6	7
28	Subcode (x'31')							
29	DRR::DRSTATS							
	XFR END	XFR EXEC	(RSV)	(RSV)	XFR END (CMD A)	XFR EXEC (CMD A)	XFR END (CMD B)	XFR EXEC (CMD B)
2A	DRR::DRSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_SOFT)	CHK2D (CHSN_CTL)	CHK2E (CHSN_DT)	CHK2F (TOV/ABT)	CHK1B
2B	DRR::DRSTATS							
	P0 USE FLAG	DSK TIMEOUT	P0 ERR INT	P1 ERR INT	ST0 VALID	ST0 CARB/CMA ERR	ST1 VALID	ST1 CARB/CMA ERR
2C	DRR::DRERR2							
	DBD2 XPT PARITY ERR	DBD2 YPT PARITY ERR	DBD2 XXPT PARITY ERR	DBD2 YYPT PARITY ERR	DBD3 XPT PARITY ERR	DBD3 YPT PARITY ERR	DBD3 XXPT PARITY ERR	DBD3 YYPT PARITY ERR
2D	DRR::DRERR2							
	DBD4N PRMSNM PARITY ERR	DBD4M PGENCM PARITY ERR	DBD4M CRCTCM (QQ) PARITY ERR	DBD4M CRCTCM (PP) PARITY ERR	DBD4N XPT PARITY ERR	DBD4N YPT PARITY ERR	DBD4N XXPT PARITY ERR	DBD4N YYPT PARITY ERR
2E	DRR::DRERR2							
	DBDE1N XPT PARITY ERR	DBDE1N YPT PARITY ERR	DBDE1N XXPT PARITY ERR	DBDE1N YYPT PARITY ERR	DBDE1M XPT PARITY ERR	DBDE1M YPT PARITY ERR	DBDE1M XXPT PARITY ERR	DBDE1M YYPT PARITY ERR
2F	DRR::DRERR2							
	ADRCNT64 NWADR CNT PARITY ERR	ADRCNT64 CWADR CNT PARITY ERR	RD ADRCNTN CPLCNT PARITY ERR	RD ADRCNTM CPLCNT PARITY ERR	PRM64 CCMDCNT PARITY ERR	PRM64 NCMDCNT PARITY ERR	WR ADRCNTN CPLCNT PARITY ERR	WR ADRCNTM CPLCNT PARITY ERR
30	DRR::DRERR2							
	PLCNT5281 CPLCNT PARITY ERR	PLCNT5281 NPLCNT PARITY ERR	PLCNT5283 CPLCNT PARITY ERR	PLCNT5283 NPLCNT PARITY ERR	SBCNT1 CSBCNT PARITY ERR	SBCNT1 NSBCNT PARITY ERR	SBCNT3 CSBCNT PARITY ERR	SBCNT3 NSBCNT PARITY ERR
31	DRR::DRERR2							
	PLCNTD4M CPLCNT PARITY ERR	PLCNTD4M NPLCNT PARITY ERR	PLCNTD4N CPLCNT PARITY ERR	PLCNTD4N NPLCNT PARITY ERR	PLCNTD0M CPLCNT PARITY ERR	PLCNTD0M NPLCNT PARITY ERR	PLCNTD0N CPLCNT PARITY ERR	PLCNTD0N NPLCNT PARITY ERR

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte28-31 Detail

(6) Byte28 = 32

	0	1	2	3	4	5	6	7
28	Subcode (x'32')							
29	DRR::DRSTATS							
	XFR END	XFR EXEC	(RSV)	(RSV)	XFR END (CMD A)	XFR EXEC (CMD A)	XFR END (CMD B)	XFR EXEC (CMD B)
2A	DRR::DRSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_SOFT)	CHK2D (CHSN_CTL)	CHK2E (CHSN_DT)	CHK2F (TOV/ABT)	CHK1B
2B	DRR::DRSTATS							
	P0 USE FLAG	DSK TIMEOUT	P0 ERR INT	P1 ERR INT	ST0 VALID	ST0 CARB/CMA ERR	ST1 VALID	ST1 CARB/CMA ERR
2C	DRR::DRERR3							
	SQD3X ENCERR (M)	SQD3X SEQPER (M)	SQD3X DECERR (M)	SQD3X HW ERR (M)	SQD3X ENCERR (S)	SQD3X SEQPER (S)	SQD3X DECERR (S)	SQD3X HW ERR (S)
2D	DRR::DRERR3							
	(RSV)	(RSV)	(RSV)	SQD3X CMP ERR	DBD3X XPT PARITY ERR	DBD3X YPT PARITY ERR	DBD3X XXPT PARITY ERR	DBD3X YYPT PARITY ERR
2E	DRR::TPRMA2							
	PARM_A VERIFY_N	PARM_A VERIFY_M	PARM_A MRCF	PARM_A 2WR MODE	PARM_A XFRMODE '2': Read1, '3': Read2 'C': Write, 'E': CACHE Copy			
2F	DRR::TPRMA2							
	PARM_A Parity Calculate Parameter0							
30	DRR::TPRMB2							
	PARM_B VERIFY_N	PARM_B VERIFY_M	PARM_B MRCF	PARM_B 2WR MODE	PARM_B XFRMODE '2': Read1, '3': Read2 'C': Write, 'E': CACHE Copy			
31	DRR::TPRMB2							
	PARM_B Parity Calculate Parameter0							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte28-31 Detail

(7) Byte28 = 36

	0	1	2	3	4	5	6	7
28	Subcode (x'36')							
29	DRR::DRSTATS							
	XFR END	XFR EXEC	(RSV)	(RSV)	XFR END (CMD A)	XFR EXEC (CMD A)	XFR END (CMD B)	XFR EXEC (CMD B)
2A	DRR::DRSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_SOFT)	CHK2D (CHSN_CTL)	CHK2E (CHSN_DT)	CHK2F (TOV/ABT)	CHK1B
2B	DRR::DRSTATS							
	P0 USE FLAG	DSK TIMEOUT	P0 ERR INT	P1 ERR INT	ST0 VALID	ST0 CARB/CMA ERR	ST1 VALID	ST1 CARB/CMA ERR
2C	DRR::DRERR6							
	C0 WAITCNT TIMER PARITY ERR	C0 ACKTCNT TIMER PARITY ERR	C0 STTCNT TIMER PARITY ERR	C0 ENTTCNT TIMER PARITY ERR	C0 CHABT HWERR (M)	C0 CHABT HWERR (S)	C0 ENTTCNT TIMER CMP ERR	C0 ACKTCNT TIMER CMP ERR
2D	DRR::DRERR6							
	C0 CHABT ENCERR (M)	C0 CHABT ENCERR (S)	C0 CHABT DECERR (M)	C0 CHABT DECERR (S)	C0 CHABT SEQPER (M)	C0 CHABT SEQPER (S)	C0 RXSEQ HWERR (M)	C0 RXSEQ HWERR (S)
2E	DRR::DRERR6							
	C0 RXSEQ ENCERR (M)	C0 RXSEQ ENCERR (S)	C0 RXSEQ DECERR (M)	C0 RXSEQ DECERR (S)	C0 RXSEQ SEQPER (M)	C0 RXSEQ SEQPER (S)	C0 SQP3 HWERR (M)	C0 SQP3 HWERR (S)
2F	DRR::DRERR6							
	C0 SQP3 ENCERR (M)	C0 SQP3 ENCERR (S)	C0 SQP3 DECERR (M)	C0 SQP3 DECERR (S)	C0 SQP3 SEQPER (M)	C0 SQP3 SEQPER (S)	(RSV)	(RSV)
30	DRR::DRERR6							
	C0 TXSEQ ENCERR (M)	C0 TXSEQ ENCERR (S)	C0 TXSEQ DECERR (M)	C0 TXSEQ DECERR (S)	C0 TXSEQ SEQPER (M)	C0 TXSEQ SEQPER (S)	C0 TXXSEQ HWERR (M)	C0 TXXSEQ HWERR (S)
31	DRR::DRERR6							
	C0 TXXSEQ ENCERR (M)	C0 TXXSEQ ENCERR (S)	C0 TXXSEQ DECERR (M)	C0 TXXSEQ DECERR (S)	C0 TXXSEQ SEQPER (M)	C0 TXXSEQ SEQPER (S)	C0_DBP0 XPTPERR	C0_DBP0 XXPTPER

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte28-31 Detail

(8) Byte28 = 37

	0	1	2	3	4	5	6	7
28	Subcode (x'37')							
29	DRR::DRSTATS							
	XFR END	XFR EXEC	(RSV)	(RSV)	XFR END (CMD A)	XFR EXEC (CMD A)	XFR END (CMD B)	XFR EXEC (CMD B)
2A	DRR::DRSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_SOFT)	CHK2D (CHSN_CTL)	CHK2E (CHSN_DT)	CHK2F (TOV/ABT)	CHK1B
2B	DRR::DRSTATS							
	P0 USE FLAG	DSK TIMEOUT	P0 ERR INT	P1 ERR INT	ST0 VALID	ST0 CARB/CMA ERR	ST1 VALID	ST1 CARB/CMA ERR
2C	DRR::DRERR7							
	C1 WAITCNT TIMER PARITY ERR	C1 ACKTCNT TIMER PARITY ERR	C1 STTCNT TIMER PARITY ERR	C1 ENTTCNT TIMER PARITY ERR	C1 CHABT HWERR (M)	C1 CHABT HWERR (S)	C1 ENTTCNT TIMER CMP ERR	C1 ACKTCNT TIMER CMP ERR
2D	DRR::DRERR7							
	C1 CHABT ENCERR (M)	C1 CHABT ENCERR (S)	C1 CHABT DECERR (M)	C1 CHABT DECERR (S)	C1 CHABT SEQPER (M)	C1 CHABT SEQPER (S)	C1 RXSEQ HWERR (M)	C1 RXSEQ HWERR (S)
2E	DRR::DRERR7							
	C1 RXSEQ ENCERR (M)	C1 RXSEQ ENCERR (S)	C1 RXSEQ DECERR (M)	C1 RXSEQ DECERR (S)	C1 RXSEQ SEQPER (M)	C1 RXSEQ SEQPER (S)	C1 SQP3 HWERR (M)	C1 SQP3 HWERR (S)
2F	DRR::DRERR7							
	C1 SQP3 ENCERR (M)	C1 SQP3 ENCERR (S)	C1 SQP3 DECERR (M)	C1 SQP3 DECERR (S)	C1 SQP3 SEQPER (M)	C1 SQP3 SEQPER (S)	(RSV)	(RSV)
30	DRR::DRERR7							
	C1 TXSEQ ENCERR (M)	C1 TXSEQ ENCERR (S)	C1 TXSEQ DECERR (M)	C1 TXSEQ DECERR (S)	C1 TXSEQ SEQPER (M)	C1 TXSEQ SEQPER (S)	C1 TXXSEQ HWERR (M)	C1 TXXSEQ HWERR (S)
31	DRR::DRERR7							
	C1 TXXSEQ ENCERR (M)	C1 TXXSEQ ENCERR (S)	C1 TXXSEQ DECERR (M)	C1 TXXSEQ DECERR (S)	C1 TXXSEQ SEQPER (M)	C1 TXXSEQ SEQPER (S)	C1_DBP0 XPTPERR	C1_DBP0 XXPTPER

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte28-31 Detail

(9) Byte28 = 38

	0	1	2	3	4	5	6	7
28		Subcode (x'38')						
29		DRR::DRSTATS						
	XFR END	XFR EXEC	(RSV)	(RSV)	XFR END (CMD A)	XFR EXEC (CMD A)	XFR END (CMD B)	XFR EXEC (CMD B)
2A		DRR::DRSTATS						
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_SOFT)	CHK2D (CHSN_CTL)	CHK2E (CHSN_DT)	CHK2F (TOV/ABT)	CHK1B
2B		DRR::DRSTATS						
	P0 USE FLAG	DSK TIMEOUT	P0 ERR INT	P1 ERR INT	ST0 VALID	ST0 CARB/CMA ERR	ST1 VALID	ST1 CARB/CMA ERR
2C		DRR::DRERR8						
	C1 LCNTRX NPLCNT PARITY ERR	C1 LCNTRX CPLCNT PARITY ERR	C1 PLCNTTX NPLCNT PARITY ERR	C1 PLCNTTX CPLCNT PARITY ERR	C0 LCNTRX NPLCNT PARITY ERR	C0 LCNTRX CPLCNT PARITY ERR	C0 PLCNTTX NPLCNT PARITY ERR	C0 PLCNTTX CPLCNT PARITY ERR
2D		DRR::DRERR8						
	C1 TXXSEQ CMP ERR	C0 TXXSEQ CMP ERR	C1 TXSEQ CMP ERR	C0 TXSEQ CMP ERR	C1 SQP3 CMP ERR	C0 SQP3 CMP ERR	C1 CHABT CMP ERR	C0 CHABT CMP ERR
2E		DRR::DRERR8						
	(RSV)	(RSV)	C1 TXSEQ ACS ERR (M)	C1 TXSEQ ACS ERR (S)	C0 TXSEQ ACS ERR (M)	C0 TXSEQ ACS ERR (S)	C1 RXSEQ CMP ERR	C0 RXSEQ CMP ERR
2F		DRR::DRERR8						
	(RSV)	C1 ENTTCNT ERRINTER	C1 ENTTCNT ACKERR	C1 ENTTCNT ENTERR	(RSV)	C0 ENTTCNT ERRINTER	C0 ENTTCNT ACKERR	C0 ENTTCNT ENTERR
30		Reserved						
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
31		Reserved						
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte28-31 Detail

(10) Byte28 = A0

	0	1	2	3	4	5	6	7
28	Subcode (x'A0')							
29	DRR::DRSTATS							
	XFR END	XFR EXEC	(RSV)	(RSV)	XFR END (CMD A)	XFR EXEC (CMD A)	XFR END (CMD B)	XFR EXEC (CMD B)
2A	DRR::DRSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_SOFT)	CHK2D (CHSN_CTL)	CHK2E (CHSN_DT)	CHK2F (TOV/ABT)	CHK1B
2B	DRR::DRSTATS							
	P0 USE FLAG	DSK TIMEOUT	P0 ERR INT	P1 ERR INT	ST0 VALID	ST0 CARB/CMA ERR	ST1 VALID	ST1 CARB/CMA ERR
2C	DRR::DRSTATS							
	P0 ABT ERR	P0 ENT TOV	P0 ACK TOV	P0 ST TOV	P0 ABT ERR	P0 ENT TOV	P0 ACK TOV	P0 ST TOV
2D	DRR::DRSTATS							
	ABORT	YWING ERR	(RSV)	(RSV)	IMP-ERR Warning	ROSC-ERR Warning	PASWD-ERR	T64 ERR
2E	DRR::TPRMA2							
	PARM_A VERIFY_N	PARM_A VERIFY_M	PARM_A MRCF	PARM_A 2WR MODE	PARM_A XFRMODE '2': Read1, '3': Read2 'C': Write, 'E': CACHE Copy			
2F	DRR::P0DSKCTL1							
	P0 DLYADR(5)	P0 DLYADR(4)	P0 DLYADR(3)	P0 DLYADR(2)	P0 DLYADR(1)	P0 DLYADR(0)	P0 CALLEV1	P0 CHKLEV1
30	DRR::P1DSKCTL1							
	P1 DLYADR(5)	P1 DLYADR(4)	P1 DLYADR(3)	P1 DLYADR(2)	P1 DLYADR(1)	P1 DLYADR(0)	P1 CALLEV1	P1 CHKLEV1
31	DRR::DRMODE0							
	CHK2 INT ENABLE	CHK2A ERR ENABLE	CHK2B ERR ENABLE	CHK2C ERR ENABLE	CHK2D ERR ENABLE	CHK2E ERR ENABLE	CHK2F ERR ENABLE	(RSV)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte40-7F Detail

(1) Byte28 ≠ 30, 31, 36, 37 (1/4)

	0	1	2	3	4	5	6	7
40	MPA::MPASTS							
	SYSRST INT	SELRST INT	CHK1A INT	CHK1B INT	SMP INT	LAN/SIO INT	CHA/DRR INT	ADP/SCA0 INT
41	MPA::MPASTS							
	(RSV)	CHK3 INT	(RSV)	SCA1 INT	SCA2 INT	SCA3 INT	SCA4 INT	SCA5 INT
42	DRR::DRSTATS							
	DRR CUDG MODE	DRR SYS CLK MASK	DRR FRC ERR	(RSV)	(RSV)	DRB W/R ENABLE	SLRC Check MASK	Subblock Change
43	DRR::DRSTATS							
	64-CMD	Slave 2 ADR OUT enable	DATA ERR REPORT ENABLE	CHSN ABORT	(RSV)	ROSC test enable	DRR ABORT	DRR CHK2 Reset
44	DRR::DRMODE0							
	C PATH#00 enable	C PATH#01 enable	C PATH#02 enable	C PATH#03 enable	(RSV)	(RSV)	(RSV)	(RSV)
45	DRR::DRMODE0							
	C PATH#10 enable	C PATH#11 enable	C PATH#12 enable	C PATH#13 enable	(RSV)	(RSV)	(RSV)	(RSV)
46	DRR::PRM0ST							
	CMD A SLRC CHK	(RSV)	(RSV)	CMD A SP ACS	CMD A Diag ACS	(RSV)	(RSV)	(RSV)
47	DRR::PRM0ST							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
48	DRR::PRM0ADR							
	CMD A slave 1 CACHE XFR Address (BYTE0)							
49	DRR::PRM0ADR							
	CMD A slave 2 CACHE XFR Address (BYTE0)							
4A	DRR::PRM0ST							
	CMD A slave 1 CACHE XFR Address (BYTE1)							
4B	DRR::PRM0ADR							
	CMD A slave 2 CACHE XFR Address (BYTE1)							
4C	DRR::PRM0ADR							
	CMD A SYND CHK	(RSV)	CMD A MRCF SET	CMD A 2WRITE	CMD A XFR Command			
4D	DRR::PRM1LA0							
	LA0(LBA) CHK EN	LA1 CHK EN	LA2 CHK EN	(RSV)	LA EXP	(RSV)	(RSV)	(RSV)
4E	DRR::PRM1LA0							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
4F	DRR::PRM1LA0							
	CMD A LA EXP (BYTE0)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte40-7F Detail

(1) Byte28 ≠ 30, 31, 36, 37 (2/4)

	0	1	2	3	4	5	6	7
50	DRR::PRM1LA0							
	CMD A LA EXP (BYTE1)							
51	DRR::PRM1LA0							
	CMD A LA EXP (BYTE2)							
52	DRR::PRM1LA0							
	CMD A LA EXP (BYTE3)							
53	DRR::PRM1LA0							
	CMD A LA EXP (BYTE4)							
54	DRR::PRM1LA0							
	CMD B SLRC CHK	(RSV)	(RSV)	CMD B SP ACS	CMD B Diag ACS	(RSV)	(RSV)	(RSV)
55	DRR::LACHKDT0							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
56	DRR::LACHKDT0							
	CMD B slave 1 CACHE XFR ADDRESS (BYTE0)							
57	DRR::LACHKDT0							
	CMD B slave 2 CACHE XFR ADDRESS (BYTE0)							
58	DRR::LACHKDT0							
	CMD B slave 1 CACHE XFR ADDRESS (BYTE1)							
59	DRR::LACHKDT0							
	CMD B slave 1 CACHE XFR ADDRESS (BYTE1)							
5A	DRR::LACHKDT0							
	CMD B SYND CHK	(RSV)	CMD B MRCF SET	CMD B 2WRITE	CMD B XFR CMD			
5B	DRR::PRM1ST							
	LA0(LBA) CMP CHK Enable	LA1 CMP CHK Enable	LA2 CMP CHK Enable	(RSV)	LA exp value CNT STOP	(RSV)	(RSV)	(RSV)
5C	DRR::PRM1ST							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
5D	DRR::PRM1ST							
	CMD B LA EXP (BYTE0)							
5E	DRR::PRM1ST							
	CMD B LA EXP (BYTE1)							
5F	DRR::ACGEN0							
	CMD B LA EXP (BYTE2)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte40-7F Detail

(1) Byte28 ≠ 30, 31, 36, 37 (3/4)

	0	1	2	3	4	5	6	7
60	DRR::ACGEN0							
	CMD B LA EXP (BYTE3)							
61	DRR::ACGEN0							
	CMD B LA EXP (BYTE4)							
62	DRR::ACGEN0							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
63	DRR::ACGEN0							
	LA Read Value (Byte 0)							
64	DRR::ACGEN0							
	LA Read Value (Byte 1)							
65	DRR::ACGEN0							
	LA Read Value (Byte 2)							
66	DRR::ACGEN0							
	LA Read Value (Byte 3)							
67	DRR::ACGEN1							
	LA Read Value (Byte 4)							
68	DRR::ACGEN1							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	CMD PNT (Hi)	
69	DRR::ACGEN1							
	CMD PNT (Lo)							
6A	DRR::ACGEN1							
	DRSEQM							
6B	DRR::ACGEN1							
	PBSEQM							
6C	DRR::ACGEN1							
	DMISQMREG							
6D	DRR::ACGEN1							
	TRISQMREG							
6E	DRR::ACGEN1							
	P0TXSQM							
6F	DRR::DRSTATS							
	P0RXSQM							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte40-7F Detail

(1) Byte28 ≠ 30, 31, 36, 37 (4/4)

	0	1	2	3	4	5	6	7
70	DRR::DRMODE0							
	P1TXSQM							
71	DRR::TPRMA2							
	P1TXSQM							
72	DRR::TPRMB2							
	QDTA bit (1:QDTA)	(RSV)	MP#		LSI Rev.			
73	DRR::DRERR9							
	MP Out ALARM	MP Out MESSAGE	MP Out CUDG3A FAIL	MP Out CUDG3B FAIL	LSIMP ALARM	LSIMP MESSAGE	LSIMP CUDG3A FAIL	LSIMP CUDG3B FAIL
74	DRR::DRERR9							
	CMD A TRANSFER END	(RSV)	CMD A Exec	CMD A Active	CMD B TRANSFER END	(RSV)	CMD B Exec	CMD B Active
75	DRR::DRERR9							
	CHK2	CHK2A detected	CHK2B detected	CHK2C detected	CHK2D detected	CHK1B detected	XFR ABORT detect	Force ERR detect
76	DRR::DRERR5							
	ABT SEQ PARITY ERR (M)	ABT SEQ PARITY ERR (S)	P0 ABT CMP CHK ERR	P1 ABT CMP CHK ERR	PKIDCHK ERR	(RSV)	(RSV)	(RSV)
77	DRR::DRERR5							
	CBUF0/1 DATA0 PARITY ERR	CBUF0/1 DATA1 PARITY ERR	CBUF0/1 DATA2 PARITY ERR	CBUF0/1 DATA3 PARITY ERR	CBUF0/1 DATA4 PARITY ERR	CBUF0/1 DATA5 PARITY ERR	CBUF0/1 DATA6 PARITY ERR	CBUF0/1 DATA7 PARITY ERR
78	Micro Information							
	Scheduled XFR LIST number							
79	Micro Information							
	Scheduled XFR LIST number							
7A	Micro Information							
	Finished XFR LIST number							
7B	Micro Information							
	Finished XFR LIST number							
7C	Micro Information							
	JOB Restart bit							
7D	Micro Information							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
7E	Micro Information							
	Error function result code							
7F	Micro Information							
	CHK2 ERROR# (LOW)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte40-7F Detail

(2) Byte28 = 30 (1/4)

	0	1	2	3	4	5	6	7
40	MPA::MPASTS							
	SYSRST INT MONI	SELRST INT MONI	CHK1A INT MONI	CHK1B INT MONI	SMP INT MONI	LAN/SIO INT MONI	CHA/DRR INT MONI	ADP/SCA0 INT MONI
41	MPA::MPASTS							
	(RSV)	CHK3 INT MONI	(RSV)	SCA1 INT MONI	SCA2 INT MONI	SCA3 INT MONI	SCA4 INT MONI	SCA5 INT MONI
42	DRR::DRSTATS							
	DRR CUDG MODE	DRR System CLK MASK	DRR Force ERR	(RSV)	(RSV)	DRB W/R enable	SLRC CHK MASK	Sub Block lengt Variable
43	DRR::DRSTATS							
	64-CMD	Slave 2 ADR OUT enable	Data Error Report	CHSN ABORT	(RSV)	ROSC test enable	DRR ABORT	DRR CHK2 Reset
44	DRR::DRMODE0							
	C PATH#00 enable	C PATH#01 enable	C PATH#02 enable	C PATH#03 enable	(RSV)	(RSV)	(RSV)	(RSV)
45	DRR::DRMODE0							
	C PATH#10 enable	C PATH#11 enable	C PATH#12 enable	C PATH#13 enable	(RSV)	(RSV)	(RSV)	(RSV)
46	DRR::PRM0ST							
	CMD A SLRC CHK	(RSV)	(RSV)	CMD A SP ACS	CMD A Diag ACS	(RSV)	(RSV)	(RSV)
47	DRR::PRM0ST							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
48	DRR::PRM0ADR							
	CMD A slave 1 CACHE XFR ADDRESS (BYTE0)							
49	DRR::PRM0ADR							
	CMD A slave 2 CACHE XFR ADDRESS (BYTE0)							
4A	DRR::PRM0ST							
	CMD A slave 1 CACHE XFR ADDRESS (BYTE1)							
4B	DRR::PRM0ADR							
	CMD A slave 2 CACHE XFR ADDRESS (BYTE1)							
4C	DRR::PRM0ADR							
	CMD A SYND CHK	(RSV)	CMD A MRCF SET	CMD A 2WRITE	CMD A XFR CMD			
4D	DRR::PRM1LA0							
	LA0(LBA) CMP CHK Enable	LA1 CMP CHK Enable	LA2 CMP CHK Enable	(RSV)	LA EXP Count Up Stop	(RSV)	(RSV)	(RSV)
4E	DRR::PRM1LA0							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
4F	DRR::PRM1LA0							
	CMD A LA EXP (BYTE0)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte40-7F Detail

(2) Byte28 = 30 (2/4)

	0	1	2	3	4	5	6	7
50	DRR::PRM1LA0							
	CMD A LA EXP (BYTE1)							
51	DRR::PRM1LA0							
	CMD A LA EXP (BYTE2)							
52	DRR::PRM1LA0							
	CMD A LA EXP (BYTE3)							
53	DRR::PRM1LA0							
	CMD A LA EXP (BYTE4)							
54	DRR::PRM1LA0							
	CMD B SLRC CHK	(RSV)	(RSV)	CMD B SP ACS	CMD B Diag ACS	(RSV)	(RSV)	(RSV)
55	DRR::LACHKDT0							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
56	DRR::LACHKDT0							
	CMD B slave 1 CACHE XFR ADDRESS (BYTE0)							
57	DRR::LACHKDT0							
	CMD B slave 2 CACHE XFR ADDRESS (BYTE0)							
58	DRR::LACHKDT0							
	CMD B slave 1 CACHE XFR ADDRESS (BYTE1)							
59	DRR::LACHKDT0							
	CMD B slave 1 CACHE XFR ADDRESS (BYTE1)							
5A	DRR::LACHKDT0							
	CMD B SYND CHK	(RSV)	CMD B MRCF SET	CMD B 2WRITE	CMD B XFR CMD			
5B	DRR::PRM1ST							
	LA0(LBA) CMP CHK Enable	LA1 CMP CHK Enable	LA2 CMP CHK Enable	(RSV)	LA EXP Count Up Stop	(RSV)	(RSV)	(RSV)
5C	DRR::PRM1ST							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
5D	DRR::PRM1ST							
	CMD B LA EXP (BYTE0)							
5E	DRR::PRM1ST							
	CMD B LA EXP (BYTE1)							
5F	DRR::ACGEN0							
	CMD B LA EXP (BYTE2)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte40-7F Detail

(2) Byte28 = 30 (3/4)

	0	1	2	3	4	5	6	7
60	DRR::ACGEN0							
	CMD B LA EXP (BYTE3)							
61	DRR::ACGEN0							
	CMD B LA EXP (BYTE4)							
62	DRR::ACGEN0							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
63	DRR::ACGEN0							
	LA Read Value (Byte 0)							
64	DRR::ACGEN0							
	LA Read Value (Byte 1)							
65	DRR::ACGEN0							
	LA Read Value (Byte 2)							
66	DRR::ACGEN0							
	LA Read Value (Byte 3)							
67	DRR::ACGEN1							
	LA Read Value (Byte 4)							
68	DRR::ACGEN1							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	CMD PNT (Hi)	
69	DRR::ACGEN1							
	CMD PNT (Lo)							
6A	DRR::ACGEN1							
	DRSEQM							
6B	DRR::ACGEN1							
	PBSEQM							
6C	DRR::ACGEN1							
	DMISQMREG							
6D	DRR::ACGEN1							
	TRISQMREG							
6E	DRR::ACGEN1							
	P0TXSQM							
6F	DRR::DRERR2							
	P0RXSQM							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte40-7F Detail

(2) Byte28 = 30 (4/4)

	0	1	2	3	4	5	6	7
70	DRR::DRERR2 P1TXSQM							
71	DRR::DRERR2 P1TXSQM							
72	DRR::STATS							
	(RSV)	(RSV)	MP#		LSI Rev.			
73	DRR::TPRMA2							
	MP OUTPUT ALARM	MP OUTPUT MESSAGE	MP OUTPUT CUDG3A FAIL	MP OUTPUT CUDG3B FAIL	LSIMP ALARM	LSIMP MESSAGE	LSIMP CUDG3A FAIL	LSIMP CUDG3B FAIL
74	DRR::TPRMA2							
	CMD A TRANSFER END	(RSV)	CMD A Exec	CMD A Active	CMD B TRANSFER END	(RSV)	CMD B Exec	CMD B Active
75	DRR::TPRMB2							
	CHK2	CHK2A detected	CHK2B detected	CHK2C detected	CHK2D detected	CHK1B detected	XFR ABORT detect	Force ERR detect
76	DRR::TPRMB2							
	ABT SEQ PARITY ERR (M)	ABT SEQ PARITY ERR (S)	P0 ABT CMP CHK ERR	P1 ABT CMP CHK ERR	PKID CHK ERR	(RSV)	(RSV)	(RSV)
77	DRR::DRMODE0							
	CBUF0/1 DATA0 PARITY ERR	CBUF0/1 DATA1 PARITY ERR	CBUF0/1 DATA2 PARITY ERR	CBUF0/1 DATA3 PARITY ERR	CBUF0/1 DATA4 PARITY ERR	CBUF0/1 DATA5 PARITY ERR	CBUF0/1 DATA6 PARITY ERR	CBUF0/1 DATA7 PARITY ERR
78	Micro Information Scheduled XFR LIST number							
79	Micro Information Scheduled XFR LIST number							
7A	Micro Information Finished XFR LIST number							
7B	Micro Information Finished XFR LIST number							
7C	Micro Information JOB Restart bit							
7D	Micro Information							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
7E	Micro Information Error function result code							
7F	Micro Information CHK2 ERROR# (LOW)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte40-7F Detail

(3) Byte28 = 36 (1/4)

	0	1	2	3	4	5	6	7
40	MPA::MPASTS							
	SYSRST INT MONI	SELRST INT MONI	CHK1A INT MONI	CHK1B INT MONI	SMP INT MONI	LAN/SIO INT MONI	CHA/DRR INT MONI	ADP/SCA0 INT MONI
41	MPA::MPASTS							
	(RSV)	CHK3 INT MONI	(RSV)	SCA1 INT MONI	SCA2 INT MONI	SCA3 INT MONI	SCA4 INT MONI	SCA5 INT MONI
42	DRR::DRSTATS							
	DRR CUDG MODE	DRR System CLK MASK	DRR Force ERR	(RSV)	(RSV)	DRB W/R enable	SLRC CHK MASK	Sub Block lengt Variable
43	DRR::DRSTATS							
	64-CMD	Slave 2 ADR OUT enable	Data Error Report	CHSN ABORT	(RSV)	ROSC test enable	DRRABORT	DRR CHK2 Reset
44	DRR::DRMODE0							
	C PATH#00 enable	C PATH#01 enable	C PATH#02 enable	C PATH#03 enable	(RSV)	(RSV)	(RSV)	(RSV)
45	DRR::DRMODE0							
	C PATH#10 enable	C PATH#11 enable	C PATH#12 enable	C PATH#13 enable	(RSV)	(RSV)	(RSV)	(RSV)
46	DRR::PRM0ST							
	CMD A SLRC CHK	(RSV)	(RSV)	CMD A SP ACS	CMD A Diag ACS	(RSV)	(RSV)	(RSV)
47	DRR::PRM0ST							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
48	DRR::PRM0ADR							
	CMD A slave 1 CACHE XFR ADDRESS (BYTE0)							
49	DRR::PRM0ADR							
	CMD A slave 2 CACHE XFR ADDRESS (BYTE0)							
4A	DRR::PRM0ST							
	CMD A slave 1 CACHE XFR ADDRESS (BYTE1)							
4B	DRR::PRM0ADR							
	CMD A slave 2 CACHE XFR ADDRESS (BYTE1)							
4C	DRR::PRM0ADR							
	CMD A SYND CHK	(RSV)	CMD A MRCF SET	CMD A 2WRITE	CMD A XFR CMD			
4D	DRR::PRM1LA0							
	LA0(LBA) CMP CHK Enable	LA1 CMP CHK Enable	LA2 CMP CHK Enable	(RSV)	LA EXP Count Up Stop	(RSV)	(RSV)	(RSV)
4E	DRR::PRM1LA0							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
4F	DRR::PRM1LA0							
	CMD A LA EXP (BYTE0)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte40-7F Detail

(3) Byte28 = 36 (2/4)

	0	1	2	3	4	5	6	7
50	DRR::PRM1LA0							
	CMD A LA EXP (BYTE1)							
51	DRR::PRM1LA0							
	CMD A LA EXP (BYTE2)							
52	DRR::PRM1LA0							
	CMD A LA EXP (BYTE3)							
53	DRR::PRM1LA0							
	CMD A LA EXP (BYTE4)							
54	DRR::PRM1LA0							
	CMD B SLRC CHK	(RSV)	(RSV)	CMD B SP ACS	CMD B Diag ACS	(RSV)	(RSV)	(RSV)
55	DRR::LACHKDT0							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
56	DRR::LACHKDT0							
	CMD B slave 1 CACHE XFR ADDRESS (BYTE0)							
57	DRR::LACHKDT0							
	CMD B slave 2 CACHE XFR ADDRESS (BYTE0)							
58	DRR::LACHKDT0							
	CMD B slave 1 CACHE XFR ADDRESS (BYTE1)							
59	DRR::LACHKDT0							
	CMD B slave 1 CACHE XFR ADDRESS (BYTE1)							
5A	DRR::LACHKDT0							
	CMD B SYND CHK	(RSV)	CMD B MRCF SET	CMD B 2WRITE	CMD B XFR CMD			
5B	DRR::PRM1ST							
	LA0(LBA) CMP CHK Enable	LA1 CMP CHK Enable	LA2 CMP CHK Enable	(RSV)	LA EXP Count Up Stop	(RSV)	(RSV)	(RSV)
5C	DRR::PRM1ST							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
5D	DRR::PRM1ST							
	CMD B LA EXP (BYTE0)							
5E	DRR::PRM1ST							
	CMD B LA EXP (BYTE1)							
5F	DRR::ACGEN0							
	CMD B LA EXP (BYTE2)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte40-7F Detail

(3) Byte28 = 36 (3/4)

	0	1	2	3	4	5	6	7
60	DRR::ACGEN0 CMD B LA EXP (BYTE3)							
61	DRR::ACGEN0 CMD B LA EXP (BYTE4)							
62	DRR::ACGEN0							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
63	DRR::ACGEN0 LA Read Value (Byte 0)							
64	DRR::ACGEN0 LA Read Value (Byte 1)							
65	DRR::ACGEN0 LA Read Value (Byte 2)							
66	DRR::ACGEN0 LA Read Value (Byte 3)							
67	DRR::ACGEN1 LA Read Value (Byte 4)							
68	DRR::ACGEN1							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	CMD PNT (Hi)	
69	DRR::ACGEN1 CMD PNT (Lo)							
6A	DRR::ACGEN1 DRSEQM							
6B	DRR::ACGEN1 PBSEQM							
6C	DRR::ACGEN1 DMISQMREG							
6D	DRR::ACGEN1 TRISQMREG							
6E	DRR::ACGEN1 P0TXSQM							
6F	DRR::DRERR6 P0RXSQM							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte40-7F Detail

(3) Byte28 = 36 (4/4)

	0	1	2	3	4	5	6	7
70		DRR::DRERR6						
		P1TXSQM						
71		DRR::DRERR6						
		P1TXSQM						
72		DRR::STATS						
	QDTA bit (1:QDTA)	(RSV)	MP#		LSI Rev.			
73		DRR::TPRMA2						
	MP Out ALARM	MP Out MESSAGE	MP Out CUDG3A FAIL	MP Out CUDG3B FAIL	LSIMP ALARM	LSIMP MESSAGE	LSIMP CUDG3A FAIL	LSIMP CUDG3B FAIL
74		DRR::TPRMA2						
	CMD A TRANSFER END	(RSV)	CMD A Exec	CMD A Active	CMD B TRANSFER END	(RSV)	CMD B Exec	CMD B Active
75		DRR::TPRMB2						
	CHK2	CHK2A detected	CHK2B detected	CHK2C detected	CHK2D detected	CHK1B detected	XFR ABORT detect	Force ERR detect
76		DRR::TPRMB2						
	ABT SEQ PARITY ERR (M)	ABT SEQ PARITY ERR (S)	P0 ABT CMP CHK ERR	P1 ABT CMP CHK ERR	PKID CHK ERR	(RSV)	(RSV)	(RSV)
77		DRR::DRMODE0						
	CBUF0/1 DATA0 PARITY ERR	CBUF0/1 DATA1 PARITY ERR	CBUF0/1 DATA2 PARITY ERR	CBUF0/1 DATA3 PARITY ERR	CBUF0/1 DATA4 PARITY ERR	CBUF0/1 DATA5 PARITY ERR	CBUF0/1 DATA6 PARITY ERR	CBUF0/1 DATA7 PARITY ERR
78		Micro Information						
		Scheduled XFR LIST number						
79		Micro Information						
		Scheduled XFR LIST number						
7A		Micro Information						
		Finished XFR LIST number						
7B		Micro Information						
		Finished XFR LIST number						
7C		Micro Information						
		JOB Restart bit						
7D		Micro Information						
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
7E		Micro Information						
		Error function result code						
7F		Micro Information						
		CHK2 ERROR# (LOW)						

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte40-7F Detail

(4) Byte28 = 37 (1/4)

	0	1	2	3	4	5	6	7
40	MPA::MPASTS							
	SYSRST INT MONI	SELRST INT MONI	CHK1A INT MONI	CHK1B INT MONI	SMP INT MONI	LAN/SIO INT MONI	CHA/DRR INT MONI	ADP/SCA0 INT MONI
41	MPA::MPASTS							
	(RSV)	CHK3 INT MONI	(RSV)	SCA1 INT MONI	SCA2 INT MONI	SCA3 INT MONI	SCA4 INT MONI	SCA5 INT MONI
42	DRR::DRSTATS							
	DRR CUDG MODE	DRR System CLK MASK	DRR Force ERR	(RSV)	(RSV)	DRB W/R enable	SLRC CHK MASK	Sub Block lengt Variable
43	DRR::DRSTATS							
	64-CMD	Slave 2 ADR OUT enable	Data Error Report	CHSN ABORT	(RSV)	ROSC test enable	DRR ABORT	DRR CHK2 Reset
44	DRR::DRMODE0							
	C PATH#00 enable	C PATH#01 enable	C PATH#02 enable	C PATH#03 enable	(RSV)	(RSV)	(RSV)	(RSV)
45	DRR::DRMODE0							
	C PATH#10 enable	C PATH#11 enable	C PATH#12 enable	C PATH#13 enable	(RSV)	(RSV)	(RSV)	(RSV)
46	DRR::PRM0ST							
	CMD A SLRC CHK	(RSV)	(RSV)	CMD A SP ACS	CMD A Diag ACS	(RSV)	(RSV)	(RSV)
47	DRR::PRM0ST							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
48	DRR::PRM0ADR							
	CMD A slave 1 CACHE XFR ADDRESS (BYTE0)							
49	DRR::PRM0ADR							
	CMD A slave 2 CACHE XFR ADDRESS (BYTE0)							
4A	DRR::PRM0ST							
	CMD A slave 1 CACHE XFR ADDRESS (BYTE1)							
4B	DRR::PRM0ADR							
	CMD A slave 2 CACHE XFR ADDRESS (BYTE1)							
4C	DRR::PRM0ADR							
	CMD A SYND CHK	(RSV)	CMD A MRCF SET	CMD A 2WRITE	CMD A XFR CMD			
4D	DRR::PRM1LA0							
	LA0(LBA) CMP CHK Enable	LA1 CMP CHK Enable	LA2 CMP CHK Enable	(RSV)	LA EXP Count Up Stop	(RSV)	(RSV)	(RSV)
4E	DRR::PRM1LA0							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
4F	DRR::PRM1LA0							
	CMD A LA EXP (BYTE0)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte40-7F Detail

(4) Byte28 = 37 (2/4)

	0	1	2	3	4	5	6	7
50	DRR::PRM1LA0							
	CMD A LA EXP (BYTE1)							
51	DRR::PRM1LA0							
	CMD A LA EXP (BYTE2)							
52	DRR::PRM1LA0							
	CMD A LA EXP (BYTE3)							
53	DRR::PRM1LA0							
	CMD A LA EXP (BYTE4)							
54	DRR::PRM1LA0							
	CMD B SLRC CHK	(RSV)	(RSV)	CMD B SP ACS	CMD B Diag ACS	(RSV)	(RSV)	(RSV)
55	DRR::LACHKDT0							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
56	DRR::LACHKDT0							
	CMD B slave 1 CACHE XFR ADDRESS (BYTE0)							
57	DRR::LACHKDT0							
	CMD B slave 2 CACHE XFR ADDRESS (BYTE0)							
58	DRR::LACHKDT0							
	CMD B slave 1 CACHE XFR ADDRESS (BYTE1)							
59	DRR::LACHKDT0							
	CMD B slave 1 CACHE XFR ADDRESS (BYTE1)							
5A	DRR::LACHKDT0							
	CMD B SYND CHK	(RSV)	CMD B MRCF SET	CMD B 2WRITE	CMD B XFR CMD			
5B	DRR::PRM1ST							
	LA0(LBA) CMP CHK Enable	LA1 CMP CHK Enable	LA2 CMP CHK Enable	(RSV)	LA EXP Count Up Stop	(RSV)	(RSV)	(RSV)
5C	DRR::PRM1ST							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
5D	DRR::PRM1ST							
	CMD B LA EXP (BYTE0)							
5E	DRR::PRM1ST							
	CMD B LA EXP (BYTE1)							
5F	DRR::ACGEN0							
	CMD B LA EXP (BYTE2)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte40-7F Detail

(4) Byte28 = 37 (3/4)

	0	1	2	3	4	5	6	7
60	DRR::ACGEN0							
	CMD B LA EXP (BYTE3)							
61	DRR::ACGEN0							
	CMD B LA EXP (BYTE4)							
62	DRR::ACGEN0							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
63	DRR::ACGEN0							
	LA Read Value (Byte 0)							
64	DRR::ACGEN0							
	LA Read Value (Byte 1)							
65	DRR::ACGEN0							
	LA Read Value (Byte 2)							
66	DRR::ACGEN0							
	LA Read Value (Byte 3)							
67	DRR::ACGEN1							
	LA Read Value (Byte 4)							
68	DRR::ACGEN1							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	CMD PNT (Hi)	
69	DRR::ACGEN1							
	CMD PNT (Lo)							
6A	DRR::ACGEN1							
	DRSEQM							
6B	DRR::ACGEN1							
	PBSEQM							
6C	DRR::ACGEN1							
	DMISQMREG							
6D	DRR::ACGEN1							
	TRISQMREG							
6E	DRR::ACGEN1							
	P0TXSQM							
6F	DRR::DRERR6							
	P0RXSQM							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8B (DRR CHK2) Byte40-7F Detail

(4) Byte28 = 37 (4/4)

	0	1	2	3	4	5	6	7
70		DRR::DRERR6						
		P1TXSQM						
71		DRR::DRERR6						
		P1TXSQM						
72		DRR::STATS						
	QDTA bit (1:QDTA)	(RSV)	MP#		LSI Rev.			
73		DRR::TPRMA2						
	MP Out ALARM	MP Out MESSAGE	MP Out CUDG3A FAIL	MP Out CUDG3B FAIL	LSIMP ALARM	LSIMP MESSAGE	LSIMP CUDG3A FAIL	LSIMP CUDG3B FAIL
74		DRR::TPRMA2						
	CMD A TRANSFER END	(RSV)	CMD A Exec	CMD A Active	CMD B TRANSFER END	(RSV)	CMD B Exec	CMD B Active
75		DRR::TPRMB2						
	CHK2	CHK2A detected	CHK2B detected	CHK2C detected	CHK2D detected	CHK1B detected	XFR ABORT detect	Force ERR detect
76		DRR::TPRMB2						
	ABT SEQ PARITY ERR (M)	ABT SEQ PARITY ERR (S)	P0 ABT CMP CHK ERR	P1 ABT CMP CHK ERR	PKID CHK ERR	(RSV)	(RSV)	(RSV)
77		DRR::DRMODE0						
	CBUF0/1 DATA0 PARITY ERR	CBUF0/1 DATA1 PARITY ERR	CBUF0/1 DATA2 PARITY ERR	CBUF0/1 DATA3 PARITY ERR	CBUF0/1 DATA4 PARITY ERR	CBUF0/1 DATA5 PARITY ERR	CBUF0/1 DATA6 PARITY ERR	CBUF0/1 DATA7 PARITY ERR
78		Micro Information						
		Scheduled XFR LIST number						
79		Micro Information						
		Scheduled XFR LIST number						
7A		Micro Information						
		Finished XFR LIST number						
7B		Micro Information						
		Finished XFR LIST number						
7C		Micro Information						
		JOB Restart bit						
7D		Micro Information						
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
7E		Micro Information						
		Error function result code						
7F		Micro Information						
		CHK2 ERROR# (LOW)						

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8C (SVP Failure:SVP (PC)) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	Processor ID							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (Low)							
26	Cylinder address (High)				Head address			
27	Format (x‘8’)				Message (x‘C’)			
28	Error information (See following pages)							
29								
2A								
2B								
2C								
2D								
2E								
2F								
30	Error type code (*1)							
31								
32	Error information (See following pages)							
33								
34								
35								
36	Symptom code (x‘FF8C’)							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information (x‘00’)							
3B								
3C	Not used							
3D	Cylinder address (x‘0000’)							
3E								
3F	Head address (x‘00’)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8C (SVP Failure:SVP (PC)) (2/2)



*1: Error type code
x‘0000’ : Logical inconsistency
x‘0001’ : HEAP related error
x‘0002’ : File related error
x‘0003’ : LAN failure
x‘0004’ : SSVP failure
x‘0005’ : Windows failure
x‘0006’ : CUDG detected error
x‘0009’ : BOOT detected error
x‘000A’ : SVP message
x‘000B’ : Router failure
x‘000C’ : Disable SVP reboot
x‘000D’ : Stop SSB overwrite
x‘000E’ : Stop SSBS overwrite
x‘000F’ : Flush memory failure
x‘0015’ : Battery failure
x‘0030’ : Delay of time
x‘0031’ : Warning of a stack
x‘0032’ : Single task error
x‘0033’ : SVP launcher error
x‘0034’ : SVP reboot
x‘0035’ : SVP reboot (WSAENOBUF)
x‘0036’ : Standby SVP fail
x‘0037’ : SVP fail over
x‘0038’ : SVP change refusal
x‘0039’ : Ip address setting error
x‘003A’ : Subnet mask setting error
x‘003B’ : Virus detection error
x‘003C’ : Virus detection error
x‘003D’ : Virus detection error
x‘003E’ : SVP environment error
x‘003F’ : Situation observation error
x‘0040’ : Dummy PS/Off starting (normal)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8C (SVP Failure) Byte28-35, 40-7F detail

(1) Logical inconsistency / HEEP / File / LAN / Windows failure / SVP message / Router failure / Disable SVP reboot / Stop SSB overwrite / Stop SSBS overwrite / Flash memory failure / Battery failure / Delay of time / Warning of a stack / Single task error / SVP launcher error / SVP reboot / SVP reboot (WSAENOBUF) / Standby SVP fail / SVP fail over / SVP change refusal / Ip address setting error / Subnet mask setting error / Virus detection error / SVP environment error / Situation observation error / Dummy PS/Off starting (normal)

	0	1	2	3	4	5	6	7
28	Failed AP code (*1)							
29								
2A	Reserved							
2F								
30	Error type code (*2)							
31								
32	Error code							
35								

40	Failed Window class
47	
48	Failed function name
5F	
60	Failed line number
61	
62	Error code
65	
66	Reserved
7F	

*1: Failed AP code

- x‘0000’ : Dump task
- x‘0001’ : DKU inline
- x‘0002’ : Microprogram change (online)
- x‘0003’ : Information
- x‘0004’ : LOGOUT
- x‘0005’ : PATH inline
- x‘0006’ : Back ground
- x‘0007’ : DIAG
- x‘0008’ : Install
- x‘0009’ : On-line
- x‘000A’ : Micro-program change (off-line)
- x‘000B’ : Special package change
- x‘000C’ : Common function for communication
- x‘00FF’ : Others

Copyright © 2007, Hitachi, Ltd.

*2: Error type code

x‘0000’ : Logical inconsistency
x‘0001’ : HEAP related error
x‘0002’ : File related error
x‘0003’ : LAN failure
x‘0005’ : Windows failure
x‘000A’ : SVP message
x‘000B’ : Router failure
x‘000C’ : Disable SVP reboot
x‘000D’ : Stop SSB overwrite
x‘000E’ : Stop SSBS overwrite
x‘000F’ : Flash memory failure
x‘0015’ : Battery failure
x‘0030’ : Delay of time
x‘0031’ : Warning of a stack
x‘0032’ : SVP launcher error
x‘0033’ : Single task error
x‘0034’ : SVP reboot
x‘0035’ : SVP reboot (WSAENOBUF)
x‘0036’ : Standby SVP fail
x‘0037’ : SVP fail over
x‘0038’ : SVP change refusal
x‘0039’ : Ip address setting error
x‘003A’ : Subnet mask setting error
x‘003B’ : Virus detection error
x‘003C’ : Virus detection error
x‘003D’ : Virus detection error
x‘003E’ : SVP environment error
x‘003F’ : Situation observation error
x‘0040’ : Dummy PS/Off starting (normal)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8C (SVP Failure) Byte28-35, 40-7F detail

(2) SSVP failure

	0	1	2	3	4	5	6	7
28	Failed AP code (x‘00FF’)							
29								
2A | | 2F	Reserved							
30	Error type code (x‘0004’)							
31								
32	Reserved							
33								
34	SSVP Error code							
35								
40	SSVP IMPL Sequence							
41	Detect Code							
42	Part Code							
43								
44	SSVP Error							
45								
46 47 48 49 4A 4B 4C 4D 4E 4F	Detail Information							
50 | | 7F	Reserved							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8C (SVP Failure) Byte28-35, 40-7F detail

(3) CUDG detected error

	0	1	2	3	4	5	6	7
28								
29		‘CUDG ERR’ (x‘43 55 44 47 20 45 52 52’)						
2A								
2B								
2C								
2D								
2E								
2F								
30		Error type code (x‘0006)						
31								
32								
33		Error code (x‘00000000’)						
34								
35								

40	Error occurred time (year)
41	Error occurred time (month)
42	Error occurred time (day)
43	Error occurred time (hour)
44	Error occurred time (minute)
45	Error occurred time (second)
46	Report MPID
47	Test object
48	Test type (x‘01’ : CUDG3, x‘10’ : LCDG3/FCDG3)
49	Failed LCP number
4A	Test contents
4B	Test contents
4C	Error code
4D	Error code
4E	Not used
4F	Not used
50	Cache module group number (slave 1)
51	Cache module group number (slave 1)
52	Cache module group number (slave 1)
53	Cache module group number (slave 1)
54	Cache module group number (slave 2)
55	Cache module group number (slave 2)
56	Cache module group number (slave 2)
57	Cache module group number (slave 2)
58	PCB location (main platter)
59	PCB location (main platter)
5A	PCB location (main platter)
5B	PCB location (cache platter 1)
5C	PCB location (cache platter 1)
5D	PCB location (cache platter 2)
5E	PCB location (cache platter 2)
5F	Run option
60	Additional information (*1)
7F	

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8C (SVP Failure) Byte28-35, 40-7F detail

*1: Additional information (for LCDG3/FCDG3 only)

	0	1	2	3	4	5	6	7
60	Reserved							
61								
62								
63								
64	Record type (x‘0F’ : LCP IMPL diagnostic, x‘10’ : HTP IMPL diagnostic)							
65	Reserved							
66	MP ID (of CHP : x‘10’~x‘17’)							
67	LCP ID (LCP#A : x‘80’~LCP#H : x‘01’)							
68	Error code (*2)							
69	Process type (*3)							
6A	Error status 1 (Record type = x‘0F’ (*4), x‘10’ (*6))							
6B								
6C	Error status 2 (*5)							
6D								
6E								
6F								
70								
71								
72								
73								
74								
|								
7F								

*2: Error code

Code	Meaning	Function	Remarks
0A	LCDG3’/FCDG3’ load error	LCDG3’/FCDG3’	Make status in loading process
10	Memory clear and test error	FCDG3’	Set LCP address into error status 1
18	LCDG3/FCDG3 MP detected error/LCDG3’ (Memory clear and test error)	LCDG3/FCDG3/LCDG3’	Detail information in error status 1 and 2
1A	LCDG3/FCDG3 load error	LCDG3/FCDG3	Make status in loading process
1F	LCDG3’ error before LCP loading	Main loading	LCDG 3 information in status
20	SCAN detected error	All	MP detected error
2A	LCP main load error	Main loading	Make status in loading process
30 | FF	LCP detected error	LCDG3’	Detail information in error status 1 and 2
		LCDG3	

*3: Process type

Code	Process	Remarks
01	LCDG3/LCDG3’/FCDG3’	Set loading error status when a loading error occurred.
02	FCDG3	Set loading error status when a loading error occurred.
03	Loading	

Copyright © 2007, Hitachi, Ltd.

*4: Error status 1

Code	Meaning
0011	Waiting timeout for LCDG3' set REQM
0012	No notification after LCDG3' set REQM
0013	Waiting timeout for LCDG3' clear REQM
0014	No notification after LCDG3' clear REQM
0015	LCDG3' Error Status detection
0021	Waiting timeout for CRC check set REQM
0022	No notification after CRC check set REQM
0023	Waiting timeout for CRC check clear REQM
0024	No notification after CRC check clear REQM
0025	CRC check Error Status detection
0031	Waiting timeout for Internal diagnosis set REQM
0032	No notification after Internal diagnosis set REQM
0033	Waiting timeout for Internal diagnosis clear REQM
0034	No notification after Internal diagnosis clear REQM
0035	Error Status occurred in Internal diagnosis
0041	Waiting timeout for Communication diagnosis set REQM after diagnosis
0042	No notification after Communication diagnosis set REQM after diagnosis
0043	Waiting timeout for Communication diagnosis clear REQM after diagnosis
0044	No notification after Communication diagnosis clear REQM after diagnosis
0046	Waiting timeout for Communication diagnosis set REQM at the time of starting
0047	CHK1 occurred in Communication diagnosis at the time of starting
0048	No notification after Communication diagnosis set REQM at the time of starting
0049	Waiting timeout for Communication diagnosis clear REQM at the time of starting
004a	Error occurred in Communication diagnosis LCP Check diagnosis
004b	Error occurred in Communication diagnosis Wire Path diagnosis (1)
004c	Error occurred in Communication diagnosis Wire Path diagnosis (2)
004d	Error occurred in Communication diagnosis Micro Transmission diagnosis
004e	Error occurred in Communication diagnosis Hard Ware Transmission diagnosis
004f	Error occurred in Communication diagnosis Hot Line Transmission diagnosis
0051	Waiting timeout for LCDG3'(CS memory clear) set REQM
0052	No notification after LCDG3'(CS memory clear) set REQM
0053	Waiting timeout for LCDG3'(CS memory clear) clear REQM
0054	No notification after LCDG3'(CS memory clear) clear REQM
0055	LCDG3'(CS memory clear) Error Status detection

Copyright © 2007, Hitachi, Ltd.

*5: Error status 2

(1) When process type = x‘01’ and error code ≥ x‘30’ and error status 1 ≥ x‘1000’, LCP error code for LCDG3’.

(2) When process type = x‘02’ and error code ≥ x‘30’ and error status 1 ≥ x‘1000’, LCP error code for LCDG3’.

(3) When process type = x‘02’ and error code = x‘18’,
Byte 70-73 : Error register address
Byte 74-77 : Active register value
Byte 78-7B : Expected register value
Byte 7C-7F : Return sequence

(4) When process type = x‘01’ and error code = x‘18’,
Byte 70-73 : Error register address
Byte 74-77 : Expected register value
Byte 78-7B : Active register value
Byte 7C-7F : Return sequence

(5) When other case, this value is invalid.

Copyright © 2007, Hitachi, Ltd.

*6: Error status 1 (Record type (Byte 64) = x‘10’ : FCDG3)

Code	Meaning
0101	FCDG3’ Waiting for end of diagnosis timeout
0102	FCDG3’ SVC I/F error
0103	FCDG3’ ASTS Initialization Error
0104	FCDG3’ Invalid Parameter(s) Received
0105	FCDG3’ CHK1B Detected
0110	FCDG3’ Failure detected in preliminary diagnosis
0111	FCDG3’ Failure detected in Memory diagnosis (Fixed pattern)
0112	FCDG3’ Failure detected in Memory diagnosis (Sequential access)
0113	FCDG3’ Failure detected in Memory diagnosis (Byte increment data)
0114	FCDG3’ Failure detected in CS access diagnosis
00C0	FCDG3’ Correctable error detected
08xx	FCDG3 Five Processor Diagnosis
09xx	FCDG3 Five → CHP Transfer diagnosis (Pointer Addressing Area)
0Axx	FCDG3 Five → CHP Transfer diagnosis (Direct Addressing COMM Area)
0Bxx	FCDG3 Five → CHP Transfer diagnosis (Direct Addressing DXBF Area)
0Cxx	FCDG3 CHP → Five Transfer diagnosis
0Dxx	FCDG3 Hot Line Communication diagnosis
0Exx	FCDG3 IntReq diagnosis
0Fxx	FCDG3 Info Transmission diagnosis
10xx	FCDG3 Signal Diagnosis
11xx	FCDG3 Transfer diagnosis
12xx	FCDG3 Link Diagnosis/LSI Rev. Check
13xx	FCDG3 Synchronized Transfer diagnosis
20xx	Bus Bridge Transfer diagnosis
21xx	CHP ←→ Five Transfer diagnosis
22xx	DXBF ←→ Five Transfer diagnosis
23xx	WS Direct space Write/Read diagnosis
30xx	Between CHP→ Five CDMA diagnosis
31xx	Between CHP → CHP CDMA diagnosis
A0xx	WS Initialization
A1xx	TLR Initialization
A2xx	RLR Initialization
A3xx	TLRHDR Initialization

Copyright © 2007, Hitachi, Ltd.

xx:

01	ASTS Initialization Error
02	MPCK Detected
03	FPP Illegal Access Detected
10	SVC I/F Error
20	Time-out
21	Frame transmission Time-out
22	Frame reception Time-out
23	DXBF Access Time-out
24	XFS Time-out
25	PXSTS Time-out
30	CHK1B Detected
31	CHK2 Detected
32	CHK2E Detected
40	Compare Error
50	MMC Status Error
51	XFS Status Error
52	HTPSTS Status Error
53	ONLSTS Status Error
60	Frame transmission Error
61	Burst transmission Error
70	Invalid Parameter(s) Received
80	MCK Detected
81	CHK1B or CHK2AB Detected
90	DMA Write Error
91	DMA Read Error
A0	CHK1B Detected
B0	CDMA Transfer Time-out
B1	CDMA CHK2 Detected
B2	CDMA Data Compare Error
C0	Correctable Error

Copyright © 2007, 2009, Hitachi, Ltd.

Byte27 = 8C (SVP Failure) Byte28-35, 40-7F detail

(4) BOOT detected error

	0	1	2	3	4	5	6	7
28 29 2A 2B 2C 2D 2E 2F	‘BOOT ERR’ (x‘42 4F 4F 54 20 45 52 52’)							
30 31	Error type code (x‘0009’)							
32 33 34 35	Error code (x‘00000000’ X:Processor number)							

40 | 4F	Error detection point
50 51 52 53	Reserved
54 55 56 57	Error code for loading error
58 59 5A 5B	Error code of internal interface
5C 5D 5E 5F	Error code of initialization function (*1)
60 | 7F	Reserved

*1: Error code of initialization function.

x‘41000031’ : Forcible start with jumper pin.

x‘41000040’ : Load module ID in FM is incorrect.
(FM writing was failed or load module is incorrect)

x‘41000042’ : Sum check error of FM.
(Failure occurred at FM writing or input / output error of FM occurred)

x‘41000046’ : It makes an error because of the type judgment of FM.
(FM ID in PCB is incorrect.)

x‘41000048’ : This MP has the micro-programs which type is different from the PCB name.
(In the MP-Install procedure, the package may have been set which type is different from one that is specified in the define configuration.)

x‘41000056’ : Sum check error of the load module.
(SVP Failure occurred)

Others : Loading for the load module impossible.
(The load module was incorrect)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8D (Power Failure) (1/2)

	0	1	2	3	4	5	6	7
00 — 05	Time stamp							
06	Format Message							
07	Processor ID							
08 — 09	System error code							
0A — 0B	JCB ID							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV#							
12 — 13	LDEV#							
14	CDEV#							
15	RDEV#							
16 — 17	SSB log number							
18 — 19	Related failure log number							
1A — 1B	Related SIM log number							
1C — 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 — 22	Basic SSB							
23	Count							
24	Device address							
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘D’)			
28 — 31	Hardware information (See following pages)							
32 — 33	Not used							
34	PCB							
35	SSID of self subsystem (low order)							
36 — 37	Sympton code (x‘FF8D’ : LDEV type = DKU87I/x‘EF8D’ : LDEV type = DKU86I) (This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A — 3B	Configuration information							
3C	Not used							
3D — 3E	Cylinder address							
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8D (Power Failure) (2/2)



Copyright © 2007, Hitachi, Ltd.

Byte27 = 8D (Power Failure) Byte28-31 detail

	0	1	2	3	4	5	6	7
28	Subcode (x'40' : DKC Power Failure)							
29	Reserved							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
2A	Power Failure Hardware Information							
	ACDCALARM Value							
2B	Micro Information							
	Power Failure Status Management Information							
2C	Reserved							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
2D	Reserved							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
2E	Reserved							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
2F	Reserved							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
30	Reserved							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
31	Reserved							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)

Copyright © 2007, 2010, Hitachi, Ltd.

Byte27 = 8D (Power Failure) Byte28-31 detail

	0	1	2	3	4	5	6	7
28	Subcode (x‘80’ : DKU/HDU Power Failure)							
29	Detected from Error Occurred PDEV							
	0x00 ~ 0x4F : Detected from Error Occurred RDEV# 0xFF : Detected from Polling							
2A	Micro Information					Micro Information		
	1st DKU Power Failure Status				2nd DKU Power Failure Status			
2B	Micro Information					Micro Information		
	3rd DKU Power Failure Status				4th DKU Power Failure Status			
2C	Micro Information							
	Power Failure Process Trace Information							
2D	Micro Information							
	Power Failure Process Trace Information							
2E	Micro Information							
	Power Failure Process Trace Information							
2F	Micro Information							
	Power Failure Process Trace Information							
30	Hardware Power Status (*1)							
	1st DKU Power Status 0: Normal 1: Alarm	2nd DKU Power Status 0: Normal 1: Alarm	1st DKU Config 0: Not mount 1: Mount	2nd DKU Config 0: Not mount 1: Mount	3rd DKU Power Status 0: Normal 1: Alarm	4th DKU Power Status 0: Normal 1: Alarm	3rd DKU Config 0: Not mount 1: Mount	4th DKU Config 0: Not mount 1: Mount
31	Reserved							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)

*1: When a DKU is not mounting, the power status is always “Alarm”.

Copyright © 2007, 2010, Hitachi, Ltd.

Byte27 = 8D (Power Failure) Byte28-31 detail

	0	1	2	3	4	5	6	7
28	Subcode (x'90' : DKA detected DKU/HDU Power Recover)							
29	Detected from Error Occurred PDEV							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
2A	Micro Information							
	1st DKU Power Failure Status				2nd DKU Power Failure Status			
2B	Micro Information							
	3rd DKU Power Failure Status				4th DKU Power Failure Status			
2C	Micro Information							
	Power Failure Process Trace Information							
2D	Micro Information							
	Power Failure Process Trace Information							
2E	Micro Information							
	Power Failure Process Trace Information							
2F	Micro Information							
	Power Failure Process Trace Information							
30	Reserved							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
31	Reserved							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 20 (CHK1A) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP no. 2^1	SP no. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type = DKU87I/x‘EF8E’ : LDEV type = DKU86I)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 20 (CHK1A) (2/5)

	0	1	2	3	4	5	6	7
40	FREE AREA FORMAT No.							
	'00'							
41								
	(Not used)							
42	Y_Wing::BIUOCBERRINFO2							
	(Not used)							
43	Y_Wing::BIUOCBERRINFO2							
	(Not used)							
44	Y_Wing::BIUOCBERRINFO2							
	Bus Error Info				Bus Error Cmd			
45	Y_Wing::BIUOCBERRINFO2							
	Bus Error Cmd				Bus Error Addr2			
46	Y_Wing::BIUOCBERRINFO1							
	Bus Error Addr1							
47	Y_Wing::BIUOCBERRINFO1							
	Bus Error Addr1							
48	Y_Wing::BIUOCBERRINFO1							
	Bus Error Addr1							
49	Y_Wing::BIUOCBERRINFO1							
	Bus Error Addr1							
4A	Y_Wing::SDERRADDR							
	ERRADD							
4B	Y_Wing::SDERRADDR							
	ERRADD						(Not used)	(Not used)
4C	Y_Wing::SDERRADDR							
	ERRADD							
4D	Y_Wing::SDERRADDR							
	ERRADD							
4E	Y_Wing::SDERRSYNHI							
	(Not used)							
4F	Y_Wing::SDERRSYNHI							
	(Not used)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 20 (CHK1A) (3/5)

	0	1	2	3	4	5	6	7
50	Y_Wing::SDERRSYNHI (Not used)							
51	Y_Wing::SDERRSYNHI ES0HL							
52	Y_Wing:: SDERRSYNLO (Not used)							
53	Y_Wing:: SDERRSYNLO (Not used)							
54	Y_Wing:: SDERRSYNLO (Not used)							
55	Y_Wing:: SDERRSYNLO ES0LL							
56	Y_Wing::GPIO_DATA2							
	GPD31	GPD30	GPD29	GPD28	GPD27	GPD26	GPD25	GPD24
57	Y_Wing::GPIO_DATA2							
	GPD23	GPD22	GPD21	GPD20	GPD19	GPD18	GPD17	GPD16
58	Y_Wing::GPIO_DATA3							
	GPD47	GPD46	GPD45	GPD44	GPD43	GPD42	GPD41	GPD40
59	Y_Wing::GPIO_DATA3							
	GPD39	GPD38	GPD37	GPD36	GPD35	GPD34	GPD33	GPD32
5A	Y_Wing::RFCSC RFCS							
5B	Y_Wing::RFCSC RFCS							
5C	Y_Wing::TFCSC TFCS							
5D	Y_Wing::TFCSC TFCS							
5E	Y_Wing::FM STATUS (Not used)							
5F	Y_Wing::FM STATUS							
	(Not used)						FM1 BSY	FM0 BSY

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 20 (CHK1A) (4/5)

	0	1	2	3	4	5	6	7
60	Y_Wing::ERROR STATUS							
	(Not used)	FMWP ERR	FM WERR	SEQ CNT PERR	SEQ CNT ERR	SEQ WERR	SEQ PERR	SEQ PERR
61	Y_Wing::ERROR STATUS							
	YWING ERR	(Not used)	FMRD AERR	EMRD PERR	(Not used)	LCE2 ERR	LDAT PERR	LADR PERR
62	Y_Wing::HardRESETenable							
	(Not used)	(Not used)	(Not used)	SEQCNT PERR EN	SEQ CNT ERR EN	SEQ WERR EN	SEQ RERR EN	SEQ PERR EN
63	Y_Wing::HardRESETenable							
	YWING ERR EN	(Not used)	FMRD AERR EN	FMRD PERR EN	(Not used)	LCE2 ERR EN	LDAT PERR EN	LADR PERR EN
64	Y_Wing::PLD CONTROL							
	DBUG MD	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	FMWP REG
65	Y_Wing::PLD CONTROL							
	SEQ ERR MODE	BT OK	ERR CLK	(Not used)	BYPS CLKS	(Not used)	LRDY EN	RST REQ
66	Y_Wing::BadVAddr							
	BadVAddr							
67	Y_Wing::BadVAddr							
	BadVAddr							
68	Y_Wing::BadVAddr							
	BadVAddr							
69	Y_Wing::BadVAddr							
	BadVAddr							
6A	Y_Wing::BadVAddr							
	BadVAddr							
6B	Y_Wing::BadVAddr							
	BadVAddr							
6C	Y_Wing::BadVAddr							
	BadVAddr							
6D	Y_Wing::BadVAddr							
	BadVAddr							
6E	Y_Wing::STATUS							
	XX	CU(2:0)			(Not used)	FR	(Not used)	DS
6F	Y_Wing::STATUS							
	DS							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 20 (CHK1A) (5/5)

	0	1	2	3	4	5	6	7
70	Y_Wing::STATUS							
	IM(7:0)							
71	Y_Wing::STATUS							
	KX	SX	UX	KSU		ERL	EXL	IE
72	Y_Wing::Reason							
	BD	(Not used)	CE	(Not used)				
73	Y_Wing:: Reason							
	(Not used)							
74	Y_Wing:: Reason							
	IP(7:0)							
75	Y_Wing:: Reason							
	(Not used)	ExcCode					(Not used)	(Not used)
76	Y_Wing::EPC							
	EPC							
77	Y_Wing::EPC							
	EPC							
78	Y_Wing::EPC							
	EPC							
79	Y_Wing::EPC							
	EPC							
7A	Y_Wing::EPC							
	EPC							
7B	Y_Wing::EPC							
	EPC							
7C	Y_Wing::EPC							
	EPC							
7D	Y_Wing::EPC							
	EPC							
7E	Y_Wing::PARITY ERROR							
	Parity							
7F	Y_Wing::CACHE ERROR							
	ER	EC	ED	ET	ES	EE	EB	(Not used)

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1A)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘20’ : PLD/FM CHK1A)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	Y-Wing:: PLD_ERR_STATUS							
	(Not used)	FMWP ERR	FM WERR	SEQ CNT PERR	SEQ CNT ERR	SEQ WERR	SEQ RERR	SEQ PERR
2E	Y-Wing:: PLD_ERR_STATUS							
	YWING ERR	(Not used)	FM RD AERR	FM RD PERR	(Not used)	LCE2 ERR	LDAT PERR	LADR PERR
2F	(Not used)							
30	(Not used)							
31	(Not used)							
32	(Not used)							

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 40/50 (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP NO. 2^1	SP NO. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV TYPE =6587 / x‘EF8E’ : LDEV TYPE =6586)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 40/50 (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40	FREE AREA FORMAT No.							
	‘23’							
41	CMPA::CHK1_ADRS							
	Not used	DBDE4M_ DTPER	DBDE4N_ DTPER	WLACHK_ LA1CPM ERR	WLACHK_ LA2CPM ERR	SLRCCHK_ WSLRCCMP ER	SLRCCHK_ WSLRCPER	SLRCCHK_ SLRCDTPE R
42	CMPA::CHK1_ADRS							
	DTSEL_ DTPER	ACGEN_ DTPER	RLACHK_ LA1CMP ERR	RLACHK_ LA2CMP ERR	RLACHK_ DTPER	SLRCCHK_ RSLRCCMP ER	SLRCCHK_ RSLRCPER	RPLRCCHK _PLRCDTP ER
43	CMPA::CHK1_ADRS							
	Not used	Not used	Not used	DBD4M_ VERIFYERR	DBD4N_ VERIFYERR	RPLRCCHK _CPLRCOPE R	RPLRCCHK _DTENDER R	Not used
44	CMPA::CHK1_ADRS							
	ST1_ DTPER	ST1CHK_ STOCMPER	DBD1M_C2 _UCRCT ERR	DBD1M_C2 _ADRERR	DBD1M_C2 _ECCERR	DBD1N_C2 _UCRCT ERR	DBD1N_C2 _ADRERR	DBD1N_C2 _ECCERR
45	CMPA::CHK1_ADRS							
	Not used	Not used	Not used	Not used	DBD3X_ DTPER	ST0_DTPER	ST0CHK_ RTNCODE ERR_ST6	ST0CHK_ RTNCODE ERR_ST7
46	CMPA::REGBUF_ERR_STS							
	CXPT	Not used	CYPT	Not used	XPT_PER	XXPT_PER	YPT_PER	YYPT_PER
47	CMPA::REGBUF_ERR_STS							
	BEH_ERR	BEL__ERR	BYTE_ ERR1	BYTE_ ERR0	CMP_ERR3	CMP_ERR2	CMP_ERR1	CMP_ERR0
48	CMPA::REGBUF_ERR_STS							
	ADR_ERR7	ADR_ERR6	ADR_ERR5	ADR_ERR4	ADR_ERR3	ADR_ERR2	ADR_ERR1	ADR_ERR0
49	CMPA::REGBUF_ERR_STS							
	MMOL_ PER3	MMOL_ PER2	MMOL_ PER1	MMOL_ PER0	MMO_PER3	MMO_PER2	MMO_PER1	MMO_PER0
4A	CMPA::TXSM_ERR_STS							
	Not used	Not used	Not used	Not used	BLKDTL_ ERR3	BLKDTL_ ERR2	BLKDTL_ ERR1	BLKDTL_ ERR0
4B	CMPA::TXSM_ERR_STS							
	Not used	Not used	Not used	Not used	BLKDT_ ERR3	BLKDT_ ERR2	BLKDT_ ERR1	BLKDT_ ERR0
4C	CMPA::TXCOM_ERR_STS							
	Not used	Not used	Not used	Not used	BLKDT_ ERR3	BLKDT_ ERR2	BLKDT_ ERR1	BLKDT_ ERR0
4D	CMPA::TXFM_ERR_STS							
	Not used	Not used	Not used	Not used	BLKDT_ ERR3	BLKDT_ ERR2	BLKDT_ ERR1	BLKDT_ ERR0
4E	CMPA::TXIO_ERR_STS							
	Not used	Not used	Not used	Not used	BLKDTL_ ERR3	BLKDTL_ ERR2	BLKDTL_ ERR1	BLKDTL_ ERR0
4F	CMPA::TXIO_ERR_STS							
	Not used	Not used	Not used	Not used	BLKDT_ ERR3	BLKDT_ ERR2	BLKDT_ ERR1	BLKDT_ ERR0

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 40/50 (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	MPID							
51	Not used							
52	Not used							
53	Not used							
54	Not used							
55	Not used							
56	Not used							
57	Not used							
58	Not used							
59	Not used							
5A	Not used							
5B	Not used							
5C	Not used							
5D	Not used							
5E	Not used							
5F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 40/50 (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60								
	Not used							
61								
	Not used							
62								
	Not used							
63								
	Not used							
64								
	Not used							
65								
	Not used							
66								
	Not used							
67								
	Not used							
68								
	Not used							
69								
	Not used							
6A								
	Not used							
6B								
	Not used							
6C								
	Not used							
6D								
	Not used							
6E								
	Not used							
6F								
	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 40/50 (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70								
		Not used						
71								
		Not used						
72								
		Not used						
73								
		Not used						
74								
		Not used						
75								
		Not used						
76								
		Not used						
77								
		Not used						
78								
		Not used						
79								
		Not used						
7A								
		Not used						
7B								
		Not used						
7C		CMPA::PCIERRO/1						
	TXPE	PERR_OUT	SERR_OUT	SERR_IN	PERR_IN	RXPE	TGTABT	MSTABT
7D		CMPA::PCIERRO/1						
	TGTRXBUF1_ERR	TGTRXBUF2_ERR	TGTSEQ_ERR	TGTTXBU0_ERR	TGTTXBUF1_ERR	XR_MSTSEQ_ERR	TGTTXBU0_ERR	PXRXBUF0_ERR
7E		CMPA::PCIERRO/1						
	MSTSEQ_ERR	RETRY_OVR	XR_ARB_ERR	XR_SLV_ERR	XPTXBUF0_ERR	XPCMDBUF_ERR	XPRXBUF0_ERR	MSTTXBUF0_ERR
7F		CMPA::PCIERRO/1						
	MSTTXBUF1_ERR	MSTTXBUF2_ERR	MSTRXBUF0_ERR	PXRXBUF0_ERR	MSTRXBUF1_ERR	MSTRXBUF2_ERR	Not used	BRG_ERR

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	SubCode (x‘40’ : MPA XR CHK1B)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2C	CMPA::MPA_STS							
	BSINT	CHK3 H SNMST	CHK3 H SNSLV	CHK1B FM	IMP WARN	ROSC WARN	CHK1B XR	MPINT
2D	CMPA::PASSWORD CHK1B							
	Not used	Not used	FMDIR	ILBCNT	ILADR	BSTRD	BSTWR	PWD CHK1B
2E	CMPA::REGBUF CHK1B							
	MMOL_ PER3	MMOL_ PER2	MMOL_ PER1	MMOL_ PER0	MMO_ PER3	MMO_ PER2	MMO_ PER1	MMO_ PER0
2F	CMPA::ROTX ERR STS 1							
	MMOLPER 3	MMOLPER 2	MMOLPER 1	MMOLPER 0	MMOPER3	MMOPER2	MMOPER1	MMOPER0
30	CMPA::ROTX ERR STS 1							
	BEHPER	BELPER	BYTPER1	BYTPER0	CMPER3	CMPER2	CMPER1	CMPER0
31	CMPA::ROTX ERR STS 1							
	ADRPER7	ADRPER6	ADRPER5	ADRPER4	ADRPER3	ADRPER2	ADRPER1	ADRPER0
32	CMPA::ROTX ERR STS 1							
	MMOLPER 3	MMOLPER 2	MMOLPER 1	MMOLPER 0	MMOPER3	MMOPER2	MMOPER1	MMOPER0

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	SubCode (x‘50’ : MPA XR CHK1B)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2C	CMPA::MPA_STS							
	BSINT	CHK3 H SNMST	CHK3 H SNSLV	CHK1B FM	IMP WARN	ROSC WARN	CHK1B XR	MPINT
2D	CMPA::PASSWORD CHK1B							
	Not used	Not used	FMDIR	ILBCNT	ILADR	BSTRD	BSTWR	PWD CHK1B
2E	CMPA::REGBUF CHK1B							
	MMOL_ PER3	MMOL_ PER2	MMOL_ PER1	MMOL_ PER0	MMO_PER3	MMO_PER2	MMO_PER1	MMO_PER0
2F	CMPA::ROTX ERR STS 1							
	MMOLPER3	MMOLPER2	MMOLPER1	MMOLPER0	MMOPER3	MMOPER2	MMOPER1	MMOPER0
30	CMPA::ROTX ERR STS 1							
	BEHPER	BELPER	BYTPER1	BYTPER0	CMPER3	CMPER2	CMPER1	CMPER0
31	CMPA::ROTX ERR STS 1							
	ADRPER7	ADRPER6	ADRPER5	ADRPER4	ADRPER3	ADRPER2	ADRPER1	ADRPER0
32	CMPA::ROTX ERR STS 1							
	MMOLPER3	MMOLPER2	MMOLPER1	MMOLPER0	MMOPER3	MMOPER2	MMOPER1	MMOPER0

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 41/51 (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP NO. 2^1	SP NO. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV TYPE =6587 / x‘EF8E’ : LDEV TYPE =6586)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 41/51 (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40	FREE AREA FORMAT No.							
	'24'							
41	CMPA::CMP_ERRREG							
	Not used	Not used	Not used	Not used	FMSEQ_ MP3	FSEQ2_MP3	FSEQ1_MP3	FMARB_ MP3
42	CMPA::CMP_ERRREG							
	Not used	Not used	Not used	Not used	FMSEQ_ MP2	FSEQ2_MP2	FSEQ1_MP2	FMARB_ MP2
43	CMPA::CMP_ERRREG							
	Not used	Not used	Not used	Not used	FMSEQ_ MP1	FSEQ2_MP1	FSEQ1_MP1	FMARB_ MP1
44	CMPA::CMP_ERRREG							
	Not used	Not used	Not used	Not used	FMSEQ_ MP0	FSEQ2_MP0	FSEQ1_MP0	FMARB_ MP0
45	CMPA::FMARB_ERRREG							
	Not used	Not used	Not used	Not used	CST_MP0	CST_MP1	CST_MP2	CST_MP3
46	CMPA::FREGSEQ2_ERRREG							
	Not used	Not used	Not used	Not used	CST_MP0	CST_MP1	CST_MP2	CST_MP3
47	CMPA::MPi_ERRSTS0							
	BNKWR2 ERR7	BNKWR2 ERR6	BNKWR2 ERR5	BNKWR2 ERR4	BNKWR2 ERR3	BNKWR2 ERR2	BNKWR2 ERR1	BNKWR2 ERR0
48	CMPA::MPi_ERRSTS0							
	BNKWR1 ERR7	BNKWR1 ERR6	BNKWR1 ERR5	BNKWR1 ERR4	BNKWR1 ERR3	BNKWR1 ERR2	BNKWR1 ERR1	BNKWR1 ERR0
49	CMPA::MPi_ERRSTS0							
	BNKWR0 ERR7	BNKWR0 ERR6	BNKWR0 ERR5	BNKWR0 ERR4	BNKWR0 ERR3	BNKWR0 ERR2	BNKWR0 ERR1	BNKWR0 ERR0
4A	CMPA::MPi_ERRSTS1							
	Not used	Not used	Not used	Not used	Not used	Not used	WRPRTCT	JISOERR
4B	CMPA::MPi_ERRSTS1							
	BNKRD1 ERR7	BNKRD1 ERR6	BNKRD1 ERR5	BNKRD1 ERR4	BNKRD1 ERR3	BNKRD1 ERR2	BNKRD1 ERR1	BNKRD1 ERR0
4C	CMPA::MPi_ERRSTS1							
	BNKRD0 ERR7	BNKRD0 ERR6	BNKRD0 ERR5	BNKRD0 ERR4	BNKRD0ER R3	BNKRD0 ERR2	BNKRD0 ERR1	BNKRD0 ERR0
4D	CMPA::MPi_FREGBUF_ERR							
	DT(3)	DT(2)	DT(1)	DT(0)	ADR(3)	ADR(2)	ADR(1)	ADR(0)
4E	CMPA::MPi_FMPATH_ERR							
	Not used	Not used	Not used	Not used	RDDT_PER (3)	RDDT_PER (2)	RDDT_PER (1)	RDDT_PER (0)
4F	CMPA::MPi_FMPATH_ERR							
	Not used	ADOUT_ PER(3)	ADOUT_ PER(2)	ADOUT_ PER(1)	ADOUT_ PER(0)	DTOUT_ PER	CMP_DT	CMP_ ADRCMP

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 41/51 (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	CMPA::FMARB_ERRREG							
	Not used	Not used	CMP_OE1	CMP_OE0	Not used	Not used	CMP_CS1	CMP_CS0
51	CMPA::FREGSEQ2_ERRREG							
	Not used	Not used	Not used	Not used	Not used	Not used	Not used	CST
52	Not used							
53	Not used							
54	Not used							
55	Not used							
56	Not used							
57	Not used							
58	Not used							
59	Not used							
5A	Not used							
5B	Not used							
5C	Not used							
5D	Not used							
5E	Not used							
5F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 41/51 (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60								
	Not used							
61								
	Not used							
62								
	Not used							
63								
	Not used							
64								
	Not used							
65								
	Not used							
66								
	Not used							
67								
	Not used							
68								
	Not used							
69								
	Not used							
6A								
	Not used							
6B								
	Not used							
6C								
	Not used							
6D								
	Not used							
6E								
	Not used							
6F								
	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 41/51 (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70								
	Not used							
71								
	Not used							
72								
	Not used							
73	CMPA::WR_BNK_EXL_SET							
	MP0BNK0 SET	MP0BNK1 SET	MP0BNK2 SET	MP0BNK3 SET	MP0BNK4 SET	MP0BNK5 SET	MP0BNK6 SET	MP0BNK7 SET
74	CMPA::WR_BNK_EXL_SET							
	MP1BNK0 SET	MP1BNK1 SET	MP1BNK2 SET	MP1BNK3 SET	MP1BNK4 SET	MP1BNK5 SET	MP1BNK6 SET	MP1BNK7 SET
75	CMPA::WR_BNK_EXL_SET							
	MP2BNK0 SET	MP2BNK1 SET	MP2BNK2 SET	MP2BNK3 SET	MP2BNK4 SET	MP2BNK5 SET	MP2BNK6 SET	MP2BNK7 SET
76	CMPA::WR_BNK_EXL_SET							
	MP3BNK0 SET	MP3BNK1 SET	MP3BNK2 SET	MP3BNK3 SET	MP3BNK4 SET	MP3BNK5 SET	MP3BNK6 SET	MP3BNK7 SET
77	CMPA::RD_BNK_EXL_SET							
	MP0BNK0 SET	MP0BNK1 SET	MP0BNK2 SET	MP0BNK3 SET	MP0BNK4 SET	MP0BNK5 SET	MP0BNK6 SET	MP0BNK7 SET
78	CMPA::RD_BNK_EXL_SET							
	MP1BNK0 SET	MP1BNK1 SET	MP1BNK2 SET	MP1BNK3 SET	MP1BNK4 SET	MP1BNK5 SET	MP1BNK6 SET	MP1BNK7 SET
79	CMPA::RD_BNK_EXL_SET							
	MP2BNK0 SET	MP2BNK1 SET	MP2BNK2 SET	MP2BNK3 SET	MP2BNK4 SET	MP2BNK5 SET	MP2BNK6 SET	MP2BNK7 SET
7A	CMPA::RD_BNK_EXL_SET							
	MP3BNK0 SET	MP3BNK1 SET	MP3BNK2 SET	MP3BNK3 SET	MP3BNK4 SET	MP3BNK5 SET	MP3BNK6 SET	MP3BNK7 SET
7B	MPID							
7C	CMPA::PCIERRO/1							
	TXPE	PERR_OUT	SERR_OUT	SERR_IN	PERR_IN	RXPE	TGTABT	MSTABT
7D	CMPA::PCIERRO/1							
	TGTRXBUF 1_ERR	TGTRXBUF 2_ERR	TGTSEQ_ ERR	TGTTXBUF 0_ERR	TGTTXBUF 1_ERR	XR_MSTSEQ_ERR	TGTTXBUF 0_ERR	PXRXBUF 0_ERR
7E	CMPA::PCIERRO/1							
	MSTSEQ_ ERR	RETRY_ OVR	XR_ARB_ ERR	XR_SLV_ ERR	XPTXBUF 0_ERR	XPCMDBUF _ERR	XPRXBUF0 _ERR	MSTTXBUF0_ERR
7F	CMPA::PCIERRO/1							
	MSTTXBUF1_ERR	MSTTXBUF 2_ERR	MSTRXBUF 0_ERR	PXRXBUF0 _ERR	MSTRXBUF 1_ERR	MSTRXBUF 2_ERR	Not used	BRG_ERR

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	SubCode (x‘41’ : FM CHK1B)							
2A		MPID						
2B		Y-Wing::INT_STATUS						
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2C		CMPA::MPA_STS						
	BSINT	CHK3 HSN MST	CHK3 HSN SLV	CHK1B FM	IMP WARN	ROSC WARN	CHK1B XR	MPINT
2D		CMPA::FMSEQ_ERR						
	ILLACS_ MP3	DECODE_ MP3	ENCODE_ MP3	CST_MP3	ILLACS_ MP2	DECODE_ MP2	ENCODE_ MP2	CST_MP2
2E		CMPA::FMSEQ_ERR						
	ILLACS_ MP1	DECODE_ MP1	ENCODE_ MP1	CST_MP1	ILLACS_ MP0	DECODE_ MP0	ENCODE_ MP0	CST_MP0
2F		CMPA::FMSEQCNT_ERR						
	Not used	Not used	Not used	MP3_ACC_ TO	MP3_WEH_ TO	MP3_WP_ TO	MP3_ACC_ PER	MP3_WEH_ PER
30		CMPA::FMSEQCNT_ERR						
	Not used	Not used	Not used	MP2_ACC_ TO	MP2_WEH_ TO	MP2_WP_ TO	MP2_ACC_ PER	MP2_WEH_ PER
31		CMPA::FMSEQCNT_ERR						
	Not used	Not used	Not used	MP1_ACC_ TO	MP1_WEH_ TO	MP1_WP_ TO	MP1_ACC_ PER	MP1_WEH_ PER
32		CMPA::FMSEQCNT_ERR						
	Not used	Not used	Not used	MP0_ACC_ TO	MP0_WEH_ TO	MP0_WP_ TO	MP0_ACC_ PER	MP0_WEH_ PER

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	SubCode (x‘51’ : FM CHK1B)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2C	CMPA::MPA_STS							
	BSINT	CHK3 HSN MST	CHK3 HSN SLV	CHK1B FM	IMP WARN	ROSC WARN	CHK1B XR	MPINT
2D	CMPA::FMSEQ_ERR							
	ILLACS_ MP3	DECODE_ MP3	ENCODE_ MP3	CST_MP3	ILLACS_ MP2	DECODE_ MP2	ENCODE_ MP2	CST_MP2
2E	CMPA::FMSEQ_ERR							
	ILLACS_ MP1	DECODE_ MP1	ENCODE_ MP1	CST_MP1	ILLACS_ MP0	DECODE_ MP0	ENCODE_ MP0	CST_MP0
2F	CMPA::FMSEQCNT_ERR							
	Not used	Not used	Not used	MP3_ACC_ TO	MP3_WEH_ TO	MP3_WP_ TO	MP3_ACC_ PER	MP3_WEH_ PER
30	CMPA::FMSEQCNT_ERR							
	Not used	Not used	Not used	MP2_ACC_ TO	MP2_WEH_ TO	MP2_WP_ TO	MP2_ACC_ PER	MP2_WEH_ PER
31	CMPA::FMSEQCNT_ERR							
	Not used	Not used	Not used	MP1_ACC_ TO	MP1_WEH_ TO	MP1_WP_ TO	MP1_ACC_ PER	MP1_WEH_ PER
32	CMPA::FMSEQCNT_ERR							
	Not used	Not used	Not used	MP0_ACC_ TO	MP0_WEH_ TO	MP0_WP_ TO	MP0_ACC_ PER	MP0_WEH_ PER

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 43 (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP NO. 2^1	SP NO. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV TYPE =6587 / x‘EF8E’ : LDEV TYPE =6586)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 43 (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40	FREE AREA FORMAT No.							
	'25'							
41	Y-Wing::PCI Error Status							
	RCO	SCCO	USC	SCD	RSCE	DCD	DAP	DDP
42	Y-Wing::PCI Error Status/SERR Status/OnChipBus Error Status							
	STA	DMDP	RTA	RMA	SS			OPE
43	Y-Wing::OnChipBus Error Status							
	BL64E	BL32E	BL16E	BL8E	BL4E	RCOE	DNDE	BEE
44	OHUB::REGCHK							
	Not used	Not used	Not used	TXRCHK1	TXRCHK0	CPUACCCH	0	1
45	OHUB::REGCHK							
	ADCHK(7)	ADCHK(6)	ADCHK(5)	ADCHK(4)	ADCHK(3)	ADCHK(2)	ADCHK(1)	ADCHK(0)
46	OHUB::REGCHK							
	RWDCHKU (3)	RWDCHKU (2)	RWDCHKU (1)	RWDCHKU (0)	RRDCHKU (3)	RRDCHKU (2)	RRDCHKU (1)	RRDCHKU (0)
47	OHUB::REGCHK							
	TIMECNT1	TIMECNT0	TIMEBASE	TOCHK	BEPCKU	Not used	ATPCKU	Not used
48	OHUB::CCHK1BSTS0							
	CDBUFSADRPCK	CDBUFSATRPCK	CDBUFSBCNTPCK	CDBUFCTLERR	CDBUFSBAINITERR	CDCTLSEQCSTPCK	CDCTLSEQENCERR	CDCTLSEQDECERR
49	OHUB::CCHK1BSTS0							
	CDSAACKCK	CDSARQCK	CDSAPCNTPCK	CDSAPADRPCK	CDSAPWDTPCK	CDSAPRDTPCK	CDSAPPRIERR	CDSAPORTCK
4A	OHUB::CCHK1BSTS0							
	REGABTACKCK	REGABTCSTPCK	REGABTENCERR	REGABTDECERR	CDREGWDTPCK	CDREGCLIPINCCK	CDREGCLOPCNTPCK	Not used
4B	OHUB::CCHK1BSTS1							
	CDAI0ACKCK	CDAI0RQCK	CDAI0PCNTPCK	CDAI0PADRPCK	CDAI0PWDTPCK	CDAI0PRDTPCK	CDAI0PPRIERR	CDAI0PORTCK
4C	OHUB::CCHK1BSTS1							
	CDAI1ACKCK	CDAI1RQCK	CDAI1PCNTPCK	CDAI1PADRPCK	CDAI1PWDTPCK	CDAI1PRDTPCK	CDAI1PPRIERR	CDAI1PORTCK
4D	OHUB::CCHK1BSTS1							
	CDAI2ACKCK	CDAI2RQCK	CDAI2PCNTPCK	CDAI2PADRPCK	CDAI2PWDTPCK	CDAI2PRDTPCK	CDAI2PPRIERR	CDAI2PORTCK
4E	OHUB::CCHK1BSTS1							
	CDAI3ACKCK	CDAI3RQCK	CDAI3PCNTPCK	CDAI3PADRPCK	CDAI3PWDTPCK	CDAI3PRDTPCK	CDAI3PPRIERR	CDAI3PORTCK
4F	OHUB::DxCHK1STS36							
	PDZZ_CHK2B0(31)	PDZZ_CHK2B0(30)	PDZZ_CHK2B0(29)	PDZZ_CHK2B0(28)	PDZZ_CHK2B0(27)	PDZZ_CHK2B0(26)	PDZZ_CHK2B0(25)	PDZZ_CHK2B0(24)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 43 (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	OHUB::DxCHK1STS36							
	PDZZ_CHK2B0(23)	PDZZ_CHK2B0(22)	PDZZ_CHK2B0(21)	PDZZ_CHK2B0(20)	PDZZ_CHK2B0(19)	PDZZ_CHK2B0(18)	PDZZ_CHK2B0(17)	PDZZ_CHK2B0(16)
51	OHUB::DxCHK1STS36							
	PDZZ_CHK2B0(15)	PDZZ_CHK2B0(14)	PDZZ_CHK2B0(13)	PDZZ_CHK2B0(12)	PDZZ_CHK2B0(11)	PDZZ_CHK2B0(10)	PDZZ_CHK2B0(9)	PDZZ_CHK2B0(8)
52	OHUB::DxCHK1STS36							
	PDZZ_CHK2B0(7)	PDZZ_CHK2B0(6)	PDZZ_CHK2B0(5)	PDZZ_CHK2B0(4)	PDZZ_CHK2B0(3)	PDZZ_CHK2B0(2)	PDZZ_CHK2B0(1)	PDZZ_CHK2B0(0)
53	OHUB::DxCHK1STS37							
	PDZZ_CHK2B1(31)	PDZZ_CHK2B1(30)	PDZZ_CHK2B1(29)	PDZZ_CHK2B1(28)	PDZZ_CHK2B1(27)	PDZZ_CHK2B1(26)	PDZZ_CHK2B1(25)	PDZZ_CHK2B1(24)
54	OHUB::DxCHK1STS37							
	PDZZ_CHK2B1(23)	PDZZ_CHK2B1(22)	PDZZ_CHK2B1(21)	PDZZ_CHK2B1(20)	PDZZ_CHK2B1(19)	PDZZ_CHK2B1(18)	PDZZ_CHK2B1(17)	PDZZ_CHK2B1(16)
55	OHUB::DxCHK1STS37							
	PDZZ_CHK2B1(15)	PDZZ_CHK2B1(14)	PDZZ_CHK2B1(13)	PDZZ_CHK2B1(12)	PDZZ_CHK2B1(11)	PDZZ_CHK2B1(10)	PDZZ_CHK2B1(9)	PDZZ_CHK2B1(8)
56	OHUB::DxCHK1STS37							
	PDZZ_CHK2B1(7)	PDZZ_CHK2B1(6)	PDZZ_CHK2B1(5)	PDZZ_CHK2B1(4)	PDZZ_CHK2B1(3)	PDZZ_CHK2B1(2)	PDZZ_CHK2B1(1)	PDZZ_CHK2B1(0)
57	OHUB::DxCHK1STS38							
	Not used	PDZZ_CHK2B22(5)	PDZZ_CHK2B22(4)	PDZZ_CHK2B22(3)	PDZZ_CHK2B22(2)	PDZZ_CHK2B22(1)	PDZZ_CHK2B22(0)	PDZZ_CHK2B230(0)
58	OHUB::DxCHK1STS5							
	PARMRBUF(31)	PARMRBUF(30)	PARMRBUF(29)	PARMRBUF(28)	PARMRBUF(27)	PARMRBUF(26)	PARMRBUF(25)	PARMRBUF(24)
59	OHUB::DxCHK1STS5							
	PARMRBUF(23)	PARMRBUF(22)	PARMRBUF(21)	PARMRBUF(20)	PARMRBUF(19)	PARMRBUF(18)	PARMRBUF(17)	PARMRBUF(16)
5A	OHUB::DxCHK1STS7							
	PARMSEQ(31)	PARMSEQ(30)	PARMSEQ(29)	PARMSEQ(28)	Not used	Not used	Not used	Not used
5B	OHUB::DxCHK1STS8							
	SEQPF(31)	SEQPF(30)	SEQPF(29)	SEQPF(28)	Not used	Not used	Not used	Not used
5C	OHUB::DxCHK1STS9							
	PARMWSEQ(31)	PARMWSEQ(30)	PARMWSEQ(29)	PARMWSEQ(28)	Not used	Not used	Not used	Not used
5D	OHUB::DxCHK1STS10							
	SEQAB(31)	SEQAB(30)	SEQAB(29)	SEQAB(28)	Not used	Not used	Not used	Not used
5E	OHUB::DxCHK1STS10							
	SEQAB(31)	SEQAB(30)	SEQAB(29)	SEQAB(28)	Not used	Not used	Not used	Not used
5F	OHUB::DxCHK1STS11							
	SEQA(31)	SEQA(30)	SEQA(29)	SEQA(28)	Not used	Not used	Not used	Not used

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 43 (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60	OHUB::DxCHK1STS11							
	SEQA (31)	SEQA (30)	SEQA (29)	SEQA (28)	Not used	Not used	Not used	Not used
61	OHUB::DxCHK1STS12							
	SEQAA (31)	SEQAA (30)	SEQAA (29)	SEQAA (28)	Not used	Not used	Not used	Not used
62	OHUB::DxCHK1STS14							
	Not used	PMRWSEQ (31)	PMRWSEQ (30)	PMRWSEQ (29)	Not used	PMWSEQ (31)	PMWSEQ (30)	PMWSEQ (29)
63	OHUB::DxCHK1STS14							
	PTRWSEQ (31)	PTRWSEQ (30)	PTRWSEQ (29)	PTRWSEQ (28)	Not used	Not used	Not used	Not used
64	OHUB::DxCHK1STS14							
	Not used	PMRWSEQ (31)	PMRWSEQ (30)	PMRWSEQ (29)	Not used	PMWSEQ (31)	PMWSEQ (30)	PMWSEQ (29)
65	OHUB::DxCHK1STS14							
	PTRWSEQ (31)	PTRWSEQ (30)	PTRWSEQ (29)	PTRWSEQ (28)	Not used	Not used	Not used	Not used
66	OHUB::YXiERR							
	REGIFTOV (S02)	REGIFTOV (S05)	REGIFTOV (S0B)	REGIFTIMER PERR	Not used	SEQ WRERROR	SEQ DECERROR	SEQ ENCERROR
67	OHUB::YXiERR							
	Address PERR(7)	Address PERR(6)	Address PERR(5)	Address PERR(4)	Address PERR(3)	Address PERR(2)	Address PERR(1)	Address PERR(0)
68	OHUB::YXiERR							
	Write Data PERR(3)	Write Data PERR(2)	Write Data PERR(1)	Write Data PERR(0)	Read Data PERR(3)	Read Data PERR(2)	Read Data PERR(1)	Read Data PERR(0)
69	OHUB::YXiADRLOG							
	ADRLOG (31)	ADRLOG (30)	ADRLOG (29)	ADRLOG (28)	ADRLOG (27)	ADRLOG (26)	ADRLOG (25)	ADRLOG (24)
6A	OHUB::YXiADRLOG							
	ADRLOG (23)	ADRLOG (22)	ADRLOG (21)	ADRLOG (20)	ADRLOG (19)	ADRLOG (18)	ADRLOG (17)	ADRLOG (16)
6B	OHUB::YXiADRLOG							
	ADRLOG (15)	ADRLOG (14)	ADRLOG (13)	ADRLOG (12)	ADRLOG (11)	ADRLOG (10)	ADRLOG (9)	ADRLOG (8)
6C	OHUB::YXiADRLOG							
	ADRLOG (7)	ADRLOG (6)	ADRLOG (5)	ADRLOG (4)	ADRLOG (3)	ADRLOG (2)	ADRLOG (1)	ADRLOG (0)
6D	OHUB::BFCi DXBF RDERR							
	Not used	Not used	RDT1_PERR	RDT0_PERR	CNT0_ERR	CNT_ERR	CNT_PERR	ADR_PERR
6E	OHUB::BFCi DXBF RDERR							
	ECCUCERR				ECCPERR			
6F	OHUB::BFCi_DXBF_WRERR							
	Not used	Not used	Not used	Not used	CNT0_ERR	CNT_ERR	CNT_PERR	ADR_PERR

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 43 (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70	OHUB::BFCi_DXBF_WRERR							
	ECC11_ GEN_ERR	ECC10_ GEN_ERR	ECC01_ GEN_ERR	ECC00_ GEN_ERR	UBE_PERR	LBE_PERR	WDTPERR	
71	OHUB::DXBF_XPATH_ERRi							
	Not used	Not used	RDT1_PERR	RDT0_PERR	CNT0_ERR	CNT_ERR	CNT_PERR	ADR_PERR
72	OHUB::DXBF_XPATH_ERRi							
	ECCUCERR				ECCPERR			
73	OHUB::BFCTLiCHK2ASTS5							
	Not used	Not used	Not used	Not used	DXBF1WR CHK	DXBF0RD CHK	DXBF0WR CHK	DXBF1RD CHK
74	OHUB::DRERRC							
	FERDR_ W/R_DTPER	FERDR_ RDPER	ERMDR_ W/R_DTPER	ERMDR_ RDPER	DRMD0_ PASSWORD	DRRERR_ RDPER	Not used	Not used
75	OHUB::DRERRC							
	WADB0_ ADR2PER	WADB0_ ADR3PER	WADB0_ WTPER	WADB0_ RDPER	DRMD0_ ADR2PER	DRMD0_ ADR3PER	DRMD0_ WTPER	DRMD0_ RDPER
76	OHUB::DRERRC							
	Not used	WADB0_ XRBCERR	WADB0_ XRADRERR	XRSEQ_BL KACSERR _S	XRSEQ_BL KACSERR _M	Not used	Not used	Not used
77	OHUB::DRERRC							
	Not used	Not used	Not used	Not used	Not used	RDB0_ DTPER	Not used	Not used
78	OHUB::SMBERR							
	Not used	SMBUS ACCESS	TIMING CNTPERR (1)	TIMING CNTPERR (0)	CYCLE CNTPERR	DOWN CNTPERR	IDLE CNTPERR (1)	IDLE CNTPERR (0)
79	OHUB::CHIPSETERR							
	Not used	Not used	Not used	Not used	P64H2ERR	NMI	IERR	SMBALERT
7A	OHUB::BRGACSERR							
	YP RSTACS ERROR	PY RSTACS ERROR	YP ENABL EERROR	YP BURST ERROR	YP RANGE ERROR	PY ENABL EERROR	PY BURST ERROR	PY RANG EERROR
7B	OHUB::PxCHK1STS5							
	PARMRBUF (31)	PARMRBUF (30)	PARMRBUF (29)	PARMRBUF (28)	PARMRBUF (27)	PARMRBUF (26)	PARMRBUF (25)	PARMRBUF (24)
7C	OHUB::PxCHK1STS5							
	PARMRBUF (23)	PARMRBUF (22)	Not used	Not used	Not used	Not used	Not used	Not used
7D	OHUB::PxCHK1STS7							
	PARMSEQ (31)	PARMSEQ (30)	PARMSEQ (29)	PARMSEQ (28)	Not used	Not used	Not used	Not used
7E	OHUB::PxCHK1STS8							
	SEQPF (31)	SEQPF (30)	SEQPF (29)	SEQPF (28)	Not used	Not used	Not used	Not used
7F	OHUB::PxCHK1STS11							
	SEQA (31)	SEQA (30)	SEQA (29)	SEQA (28)	SEQA (27)	Not used	Not used	Not used

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	SubCode (x‘43’ : OHUB CHK1B)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	OHUBCHK1B							
	YPCI1	YPCI0	TPCI1	TPCI0	PMA3	PMA2	PMA1	PMA0
2E	OHUBCHK1B							
	DMA7	DMA6	DMA5	DMA4	DMA3	DMA2	DMA1	DMA0
2F	OHUBCHK1B							
	Not used	REG1	DMMARB1	DMAARB0	Doorbell	PCIINT	REG0	Not used
30	OHUBCHK1B							
	Not used	Not used	BFCTL1	BFCTL0	Not used	Not used	Not used	Not used
31	Not used							
32	Not used							

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 44 (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP NO. 2^1	SP NO. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV TYPE =6587 / x‘EF8E’ : LDEV TYPE =6586)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 44 (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40	FREE AREA FORMAT No.							
	'26'							
41	Y-Wing::PERRADR							
	PCI error address MSW							
42	Y-Wing::PERRADR							
	PCI error address MSW							
43	Y-Wing::PERRADR							
	PCI error address MSW							
44	Y-Wing::PERRADR							
	PCI error address MSW							
45	MHUB::REGCHKADR							
	31	30	29	28	27	26	25	24
46	MHUB::REGCHKADR							
	23	22	21	20	19	18	17	16
47	MHUB::REGCHKADR							
	15	14	13	12	11	10	9	8
48	MHUB::REGCHKADR							
	7	6	5	4	3	2	1	0
49	MHUB::CHUBREGCHK1SRC							
	Not used							
4A	MHUB::CHUBREGCHK1SRC							
	PCIINT	REG	CHSN	DOORBELL	DXBF	DMA	BFCTL	BRG
4B	MHUB::REGCHK							
	Not used	Not used	Not used	TXRCHK1	TXRCHK0	CPUACCCH	0	1
4C	MHUB::REGCHK							
	ADCHK(7)	ADCHK(6)	ADCHK(5)	ADCHK(4)	ADCHK(3)	ADCHK(2)	ADCHK(1)	ADCHK(0)
4D	MHUB::REGCHK							
	RWDCHKU (3)	RWDCHKU (2)	RWDCHKU (1)	RWDCHKU (0)	RRDCHKU (3)	RRDCHKU (2)	RRDCHKU (1)	RRDCHKU (0)
4E	MHUB::REGCHK							
	TIMECNT1	TIMECNT0	TIMEBASE	TOCHK	BEPCKU	Not used	ATPCKU	Not used
4F	MHUB::CBMPCHK1							
	CB1YWD CHK3	CB1YWD CHK2	CB1YWD CHK1	CB1YWD CHK0	CB0YWD CHK3	CB0YWD CHK2	CB0YWD CHK1	CB0YWD CHK0

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 44 (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	MHUB::CBMPCHK1							
	Not used	Not used	CBMPBE CHK1	CBMPBE CHK0	CB1XRAD CHK1	CB1XRAD CHK0	CB0XRAD CHK1	CB0XRAD CHK0
51	MHUB::CBMPCHK1							
	Not used							
52	MHUB::CBMPCHK1							
	Not used	Not used	CI1BEPCK	CI0BEPCK	CI1XRAD CHK1	CI1XRAD CHK0	CI0XRAD CHK1	CI0XRAD CHK0
53	MHUB::CBMPCHK1							
	CI1XRRD CHK3	CI1XRRD CHK2	CI1XRRD CHK1	CI1XRRD CHK0	CI0XRRD CHK3	CI0XRRD CHK3	CI0XRRD CHK3	CI0XRRD CHK3
54	MHUB::CBMPCHK1							
	CI1XRWD CHK3	CI1XRWD CHK2	CI1XRWD CHK1	CI1XRWD CHK0	CI0XRWD CHK3	CI0XRWD CHK2	CI0XRWD CHK1	CI0XRWD CHK0
55	MHUB::DA0PCHK1BSTS							
	Not used	PCICHK1B	Not used	XRSELERR	Not used	XRBEPER	XRWDPER	XRADRPER
56	MHUB::D0CHK1BSTS							
	XRADR0	XRADR1	XRBE1	Not used	XRWDT0	XRWDT1	XRWDT2	XRWDT3
57	MHUB::DB0PCHK1BSTS							
	Not used	PCICHK1B	Not used	XRSELERR	Not used	XRBEPER	XRWDPER	XRADRPER
58	MHUB::DB0PCHK1BSTS							
	Not used	PCICHK1B	Not used	XRSELERR	Not used	XRBEPER	XRWDPER	XRADRPER
59	MHUB::D1CHK1BSTS							
	XRADR0	XRADR1	XRBE1	Not used	XRWDT0	XRWDT1	XRWDT2	XRWDT3
5A	MHUB::P_PCHK1BSTS							
	Not used	PCICHK1B	Not used	XRSELERR	Not used	XRBEPER	XRWDPER	XRADRPER
5B	MHUB::P_CHK1BSTS							
	XRADR0	XRADR1	XRBE1	Not used	XRWDT0	XRWDT1	XRWDT2	XRWDT3
5C	MHUB::DXBF0_REG_ERR							
	Not used	Not used	Not used	REG_ SEQ PERR	REG_ BE PERR	REG_ SEL PERR	REG_ ADR PERR	REG_ WRDT PERR
5D	MHUB::DXBF1_REG_ERR							
	Not used	Not used	Not used	REG_ EQ PERR	REG_ BE PERR	REG_ SEL PERR	REG_ ADR PERR	REG_ WRDT PERR
5E	MHUB::REGIF_CHK1_D_A							
	IOD SEQ ERR1	IOD SEQ ERR0	ADR PERR1	ADR PERR0	WDT PERR3	WDT PERR2	WDT PERR1	WDT PERR0
5F	MHUB::REGIF_CHK1_D_A							
	BE PERR	SEL ERR	ERR END1	ERR END2	Not used	Not used	Not used	Not used

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 44 (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60	MHUB::REGIF_CHK1_C_A							
	IOC SEQ ERR1	IOC SEQ ERR0	ADR PERR1	ADR PERR0	WDT PERR3	WDT PERR2	WDT PERR1	WDT PERR0
61	MHUB::REGIF_CHK1_C_A							
	BE PERR	Not used	ERR END	Not used	Not used	Not used	Not used	Not used
62	MHUB::REGIF_CHK1_D_B							
	IOD SEQ ERR1	IOD SEQ ERR0	ADR PERR1	ADR PERR0	WDT PERR3	WDT PERR2	WDT PERR1	WDT PERR0
63	MHUB::REGIF_CHK1_D_B							
	BE PERR	SEL ERR	ERR END1	ERR END2	Not used	Not used	Not used	Not used
64	MHUB::REGIF_CHK1_D_B							
	IOC SEQ ERR1	IOC SEQ ERR0	ADR PERR1	ADR PERR0	WDT PERR3	WDT PERR2	WDT PERR1	WDT PERR0
65	MHUB::REGIF_CHK1_D_B							
	BEPERR	Not used	ERREND	Not used	Not used	Not used	Not used	Not used
66	MHUB::BFCTLCHK1STS0							
	Not used	Y0XR BE PCK	Y0XR ADR0 PCK	Y0XR ADR1 PCK	Y0XR WD0 PCK	Y0XR WD1 PCK	Y0XR WD2 PCK	Y0XR WD3 PCK
67	MHUB::BFCTLCHK1STS1							
	Not used	Y1XR BE PCK	Y1XR ADR0 PCK	Y1XR ADR1 PCK	Y1XR WD0 PCK	Y1XR WD1 PCK	Y1XR WD2 PCK	Y1XR WD3 PCK
68	MHUB::BRIDGECHK1STS0							
	Not used	Y0XR BE PCK	Y0XR ADR0 PCK	Y0XR ADR1 PCK	Y0XR WD0 PCK	Y0XR WD1 PCK	Y0XR WD2 PCK	Y0XR WD3 PCK
69	MHUB::BRIDGECHK1STS1							
	Not used	Y1XR BE PCK	Y1XR ADR0 PCK	Y1XR ADR1 PCK	Y1XR WD0 PCK	Y1XR WD1 PCK	Y1XR WD2 PCK	Y1XR WD3 PCK
6A								
	Not used							
6B								
	Not used							
6C								
	Not used							
6D								
	Not used							
6E								
	Not used							
6F								
	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 44 (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70								
		Not used						
71								
		Not used						
72								
		Not used						
73								
		Not used						
74								
		Not used						
75								
		Not used						
76								
		Not used						
77								
		Not used						
78								
		Not used						
79								
		Not used						
7A								
		Not used						
7B								
		Not used						
7C								
		Not used						
7D								
		Not used						
7E								
		Not used						
7F								
		Not used						

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	SubCode (x‘44’ : OHUB CHK1B)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2C	Y-Wing::INT_STATUS							
	RFU						RCO	SCCO
2D	OHUBCHK1B							
	YPCI1	YPCI0	TPCI1	TPCI0	PMA3	PMA2	PMA1	PMA0
2E	OHUBCHK1B							
	DMA7	DMA6	DMA5	DMA4	DMA3	DMA2	DMA1	DMA0
2F	OHUBCHK1B							
	Not used	REG1	DMMARB1	DMAARB0	Doorbell	PCIINT	REG0	Not used
30	OHUBCHK1B							
	Not used	Not used	BFCTL1	BFCTL0	Not used	Not used	Not used	Not used
31	CHUBREPCHK							
	Not used	FPP1DCHK	FPP1CHK	FPPMCHK1	Not used	FPP0DCHK	FPP0CHK	FPPMCHK0
32	CHUBREPCHK							
	Not used	Not used	Not used	Not used	Not used	Not used	Not used	Not used

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 42/45/46/48/52/55/56/58 (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP NO. 2^1	SP NO. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV TYPE =6587 / x‘EF8E’ : LDEV TYPE =6586)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 42/45/46/48/52/55/56/58 (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40	FREE AREA FORMAT No.							
	'27'							
41	M(O)HUB::PCI0(1)_ERR0R0							
	TXADPE0	TXADPE1	TXADPE2	TXADPE3	TXADPE4	TXADPE5	TXADPE6	TXADPE7
42	M(O)HUB::PCI0(1)_ERR0R0							
	Not used	PERR	SERR	Not used	Not used	PERR	PCI64PE	PCIPE
43	M(O)HUB::PCI0(1)_ERR0R0							
	RXADRPEH0	RXADRPEH1	RXADRPEH2	RXADRPEH3	RXADRPEL0	RXADRPEL1	RXADRPEL2	RXADRPEL3
44	M(O)HUB::PCI0(1)_ERR0R0							
	Not used	ATR1PE0	ATR1PE1	ATR1PE2	ATR1PE3	BLKACSPE	ATROPE	RXCMDPE
45	M(O)HUB::PCI0(1)_ERR0R1							
	OUTADRCPE0	OUTADRCPE1	OUTCNTPE0	OUTCNTPE1	INADRCNTPE0	INADRCNTPE1	IWCPE0	IWCPE1
46	M(O)HUB::PCI0(1)_ERR0R1							
	Not used	EQLSTCPE	OV1PE	OV4PE	DETIWCPE	Not used	OUTADROVRN	INADROVRN
47	M(O)HUB::PCI0(1)_ERR0R1							
	Not used	TIMCNTPE0	TIMCNTPE1	TIMCNTPE2	TIMOVR1	TIMOVR0	PTSQCMPER	SELBCPE
48	M(O)HUB::PCI0(1)_ERR0R1							
	TGTABT1	TGTABT0	Not used	XLASTDPE	DCNTPE0	DCNTPE1	SEQPE1	SEQPE0
49	M(O)HUB::PCI0(1)_ERR0R2							
	OUTADRCPE0	OUTADRCPE1	OUTCNTPE0	OUTCNTPE1	INADRCNTPE0	INADRCNTPE1	IWCPE0	IWCPE1
4A	M(O)HUB::PCI0(1)_ERR0R2							
	SQCMPERR	Not used	OVCMPERR	OVNCMPERR	DETIWCUPPE	Not used	OUTADROVRN	INADROVRN
4B	M(O)HUB::PCI0(1)_ERR0R2							
	OUTPOINTPE	INPOINTPE	Not used	Not used	Not used	Not used	Not used	Not used
4C	M(O)HUB::PCI0(1)_ERR0R2							
	Not used	SEQCMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
4D	M(O)HUB::PCI0(1)_ERR0R3							
	SETERR1	SETERR0	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
4E	M(O)HUB::PCI0(1)_ERR0R3							
	SEQCMPERR	Not used	Not used	Not used	Not used	Not used	Not used	Not used
4F	M(O)HUB::PCI0(1)_ERR0R3							
	Not used	TGTTXHUNCR	TGTTXHADER	TGTTXHECCHDE	Not used	TGTTXLUNCR	TGTTXHLADER	TGTTXLECCHDE

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 42/45/46/48/52/55/56/58 (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	M(O)HUB::PCI0(1)_ERR0R3							
	TXDTHPE0	TXDTHPE1	TXDTHPE2	TXDTHPE3	TXDTLPE0	TXDTLPE1	TXDTLPE2	TXDTLPE3
51	M(O)HUB::PCI0(1)_ERR0R4							
	Not used	Not used	Not used	Not used	RTRYCNTPE	DWCNTPE	DCNTPE0	DCNTPE1
52	M(O)HUB::PCI0(1)_ERR0R4							
	LASTP8EV	LAST2P8EV	LAST3P8EV	LAST4P8EV	NLASTDT	LASTDT	LAST1WDE	RTRYCNTOVPE
53	M(O)HUB::PCI0(1)_ERR0R4							
	LASTP4	LAST2P4	LAST3P4	LAST4P4	Not used	Not used	Not used	Not used
54	M(O)HUB::PCI0(1)_ERR0R4							
	Not used	Not used	Not used	Not used	OUTPOINTPE	INPOINTPE	TXBEPE	TXBELPE
55	MM(O)HUB:: PCI0(1)_ERR0R5							
	Not used	Not used	Not used	CMDERR1	CMDERR0	SEQPE1	SEQPE0	SEQ CM PERR
56	MM(O)HUB:: PCI0(1)_ERR0R5							
	SDISCT1	SDISCT0	TGTABT1	TGTABT0	MSTABT1	MSTABT0	RTRYOVER1	RTRYOVER0
57	MM(O)HUB:: PCI0(1)_ERR0R5							
	Not used	SEQCMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
58	MM(O)HUB:: PCI0(1)_ERR0R5							
	ARBENERR1	ARBERR1	DECERR1	ENCERR1	ARBENERR0	ARBERR0	DECERR0	ENCERR0
59	M(O)HUB::PCI0(1)_ERR0R6							
	SEQ CM PERR	Not used	Not used	Not used	Not used	Not used	Not used	Not used
5A	M(O)HUB::PCI0(1)_ERR0R6							
	SEQ CM PERR	CMDERR0	ORERR0	URERR0	PCIERR0	SEQPERR0	DECERR0	ENCERR0
5B	M(O)HUB::PCI0(1)_ERR0R6							
	Not used	CMDERR0	ORERR0	URERR0	PCIERR0	SEQPERR0	DECERR0	ENCERR0
5C	M(O)HUB::PCI0(1)_ERR0R6							
	Not used	Not used	XFPCIERR	XEPCIERR	XDPCIERR	XCPCIERR	XBPCIERR	XAPCIERR
5D	M(O)HUB::PCI0(1)_ERR0R7							
	Not used	Not used	Not used	Not used	OUTPOINTPE	INPOINTPE	TXBEHPE	TXBELPE
5E	M(O)HUB::PCI0(1)_ERR0R7							
	TXDTHPE0	TXDTHPE1	TXDTHPE2	TXDTHPE3	TXDTLPE0	TXDTLPE1	TXDTLPE2	TXDTLPE3
5F	M(O)HUB::PCI0(1)_ERR0R7							
	Not used	Not used	Not used	CLASTPER	NLASTPER	SELBCPER	XBCNTPE0	XBCNTPE1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 42/45/46/48/52/55/56/58 (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60	M(O)HUB::PCI0(1)_ERR0R7							
	Not used	Not used	Not used	Not used	OUTPOINTPE	INPOINTPE	TXBEHPE	TXBELPE
61	M(O)HUB::PCI0(1)_ERR0R8							
	TXDTHPE0	TXDTHPE1	TXDTHPE2	TXDTHPE3	TXDTLPE0	TXDTLPE1	TXDTLPE2	TXDTLPE3
62	M(O)HUB::PCI0(1)_ERR0R8							
	SEQCMPERR	Not used	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
63	M(O)HUB::PCI0(1)_ERR0R8							
	ADRCNTPE0	ADRCNTPE1	ADRCNTPE2	ADRCNTPE3	ADRCNTPE4	ADRCNTPE5	ADRCNTPE6	ADRCNTPE7
64	M(O)HUB::PCI0(1)_ERR0R8							
	Not used	Not used	Not used	Not used	BURSTPER0	BURSTPER1	BCNTPER0	BCNTPER1
65	M(O)HUB::PCI0(1)_ERR0R9							
	OUTADRCPE0	OUTADRCPE1	OUTCNTPE0	OUTCNTPE1	INADRCNTPE0	INADRCNTPE1	IWCPE0	IWCPE1
66	M(O)HUB::PCI0(1)_ERR0R9							
	Not used	OV32PER	OV2PER	SOOV4PER	DETIWCPER	BRDYPER	OUTADROVRN	INADROVRN
67	M(O)HUB::PCI0(1)_ERR0R9							
	SEQCMPERR	Not used						
68	M(O)HUB::PCI0(1)_ERR0R10							
	Not used	Not used	Not used	Not used	Not used	Not used	OUTPOINPER	INPOINTPER
69	M(O)HUB::PCI0(1)_ERR0R10							
	Not used	SEQCMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
6A	M(O)HUB::PCI0(1)_ERR0R10							
	Not used	Not used	Not used	Not used	OUTSERR	OUTMPERR	PCI64PE	PCIPE
6B	M(O)HUB::PCI0(1)_ERR0R10							
	Not used	SEQCMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
6C	M(O)HUB::PCI12_ERR0R11							
	OUTADRCPE0	OUTADRCPE1	OUTCNTPE0	OUTCNTPE1	INADRCNTPE0	INADRCNTPE1	IWCPE0	IWCPE1
6D	M(O)HUB::PCI0(1)_ERR0R11							
	Not used	EQLSTCNTPE	OV1PER	OV4PER	DETIWCUPPER	Not used	OUTADROVRN	INADROVRN
6E	M(O)HUB::PCI0(1)_ERR0R11							
	Not used	MSTRXHUNCR	MSTRXHADER	MSTRXHECCHDE	Not used	MSTRXLUNCR	MSTRXLADER	MSTRXLECCHDE
6F	M(O)HUB::PCI0(1)_ERR0R11							
	Not used	TGTRXHUNCR	TGTRXHADER	TGTRXHECCHDE	Not used	TGTRXLUNCR	TGTRXLADER	TGTRXLECCHDE

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 42/45/46/48/52/55/56/58 (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70	M(O)HUB::PCI0(1)_ERR0R12							
	Not used	SEQCMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
71	M(O)HUB::PCI0(1)_ERR0R12							
	Not used	Not used	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
72	M(O)HUB::PCI0(1)_ERR0R12							
	Not used	SEQCMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
73	M(O)HUB::PCI0(1)_ERR0R12							
	Not used	Not used	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
74	M(O)HUB::BRGERR							
	BARB_ SEQPER	BARB_ DECERR	BARB_ ENCERR	BARB_ CMPERR	BRGBUFA_ OPTPE	BRGBUFA_ IPTPE	BRGBUFB_ OPTPE	BRGBUFB_ IPTPE
75	M(O)HUB::BRGERR							
	BRGSEQA_ CMDERR	BRGSEQA_ SEQPE	BRGSEQA_ DECERR	BRGSEQA_ ENCERR	BRGSEQA_ CMPERR	BRGERRA_ NLASTPE	BRGERRA_ SELBCPE	BRGERRA_ BCNTPE
76	M(O)HUB::BRGERR							
	BRGSEQB_ CMDERR	BRGSEQB_ SEQPE	BRGSEQB_ DECERR	BRGSEQB_ ENCERR	BRGSEQB_ CMPERR	BRGERRB_ NLASTPE	BRGERRB_ SELBCPE	BRGERRB_ BCNTPE
77	M(O)HUB::BRGERR							
	XTRXDB_ IPPE	XTRXDB_ OPPE	XTSQ_ ENCDECERR	XTSQ_ SEQPE	XTTXDB_ IPPE	XTTXDB_ OPPE	XTTXB_ IPPE	XTTXB_ OPPE
78	M(O)HUB::PCI0(1)_CK1TLOG0							
	CK1TADR63	CK1TADR62	CK1TADR61	CK1TADR60	CK1TADR59	CK1TADR58	CK1TADR57	CK1TADR56
79	M(O)HUB::PCI0(1)_CK1TLOG0							
	CK1TADR55	CK1TADR54	CK1TADR53	CK1TADR52	CK1TADR51	CK1TADR50	CK1TADR49	CK1TADR48
7A	M(O)HUB::PCI0(1)_CK1TLOG0							
	CK1TADR55	CK1TADR54	CK1TADR53	CK1TADR52	CK1TADR51	CK1TADR50	CK1TADR49	CK1TADR48
7B	M(O)HUB::PCI0(1)_CK1TLOG0							
	CK1TADR39	CK1TADR38	CK1TADR37	CK1TADR36	CK1TADR35	CK1TADR34	CK1TADR33	CK1TADR32
7C	M(O)HUB::PCI0(1)_CK1TLOG1							
	CK1TADR31	CK1TADR30	CK1TADR29	CK1TADR28	CK1TADR27	CK1TADR26	CK1TADR25	CK1TADR24
7D	M(O)HUB::PCI0(1)_CK1TLOG1							
	CK1TADR23	CK1TADR22	CK1TADR21	CK1TADR20	CK1TADR19	CK1TADR18	CK1TADR17	CK1TADR16
7E	M(O)HUB::PCI0(1)_CK1TLOG1							
	CK1TADR15	CK1TADR14	CK1TADR13	CK1TADR12	CK1TADR11	CK1TADR10	CK1TADR09	CK1TADR08
7F	M(O)HUB::PCI0(1)_CK1TLOG1							
	CK1TADR07	CK1TADR06	CK1TADR05	CK1TADR04	CK1TADR03	CK1TADR02	CK1TADR01	CK1TADR00

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x'8')				Message (x'E')			
29	SubCode (x'42' : OHUB CHK1B)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	CMPA::MPA_STS							
	Not used	Not used	FCA CHK 1B 4MP	DRR CHK 1B 4MP	PCI CHK 1B Q	PCI CHK 1B M	FCA CHK 1B 8/4MP	DRR CHK 1B 8/4MP
2E	CMPA::MPA_STS							
	BSINT	CHK3 HSNMST	CHK3 HSNSLV	CHK1BFM	Not used	Not used	CHK1BXR	MPINT
2F	Y-Wing::SERR Status/PCI Error Status							
	SS	SS	SS	RCO	SCCO	USC	SCD	RSCE
30	Y-Wing::PCI Error Status							
	DCD	DAP	DDP	STA	RFU	DMDP	RTA	RMA
31	Y-Wing::OnChipBus Error Status							
	OPE	RFU	RFU	BL64E	BL32E	BL16E	BL8E	BL4E
32	Y-Wing::OnChipBus Error Status							
		RFU		RCOE	DNDE	BEE	RFU	

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	SubCode (x‘45’ : PCI CHK1B OHUB/MHUB PPCI)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	Y-Wing::PCI Error Status							
	RCO	SCCO	USC	SCD	RSCE	DCD	DAP	DDP
2E	Y-Wing::PCI Error Status/SERR Status/OnChipBus Error Status							
	STA	DMDP	RTA	RMA	SS			OPE
2F	Y-Wing:: OnChipBus Error Status							
	BL64E	BL32E	BL16E	BL8E	BL4E	RCOE	DNDE	BEE
30	Not used							
31	Not used							
32	Not used							

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x'8')				Message (x'E')			
29	SubCode (x'46' : PCI CHK1B OHUB/MHUB YPCI)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	Y-Wing::PCI Error Status							
	RCO	SCCO	USC	SCD	RSCE	DCD	DAP	DDP
2E	Y-Wing::PCI Error Status/SERR Status/OnChipBus Error Status							
	STA	DMDP	RTA	RMA	SS			OPE
2F	Y-Wing:: OnChipBus Error Status							
	BL64E	BL32E	BL16E	BL8E	BL4E	RCOE	DNDE	BEE
30	Not used							
31	Not used							
32	Not used							

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	SubCode (x‘48’ : PCI CHK1B(ESA))							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	ESA::ESA_CK1B							
	LMADP CK1B	XTRG CK1B	XMST CK1B	PCI CK1B	Not used	XTRG_EX CK1B	Not used	PCI-EX CK1B
2E	ESA::ESA_CK1B							
	CBFCK1B	PLCK1B	HSN_XRERR	HSN_CLKERR	PCI_CLKERR	ESA_CLKERR	ALCP_DGCK1B	BLCP_DGCK1B
2F	Y-Wing::SERR Status/PCI Error Status							
	SS	SS	SS	RCO	SCCO	USC	SCD	RSCE
30	Y-Wing::PCI Error Status							
	DCD	DAP	DDP	STA	RFU	DMDP	RTA	RMA
31	Y-Wing::OnChipBus Error Status							
	OPE	RFU	RFU	BL64E	BL32E	BL16E	BL8E	BL4E
32	Y-Wing::OnChipBus Error Status							
	RFU			RCOE	DNDE	BEE	RFU	

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	SubCode (x‘52’ : PCI CHK1B(CMPA))							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	CMPA::MPA_STS							
	Not used	Not used	FCA CHK1B 4MP	DRR CHK1B 4MP	PCI CHK1B Q	PCI CHK1B M	FCA CHK1B 8/4MP	DRR CHK1B 8/4MP
2E	CMPA::MPA_STS							
	BSINT	CHK3 HSNMST	CHK3 HSNSLV	CHK1BFM	Not used	Not used	CHK1BXR	MPINT
2F	Y-Wing::SERR Status/PCI Error Status							
	SS	SS	SS	RCO	SCCO	USC	SCD	RSCE
30	Y-Wing::PCI Error Status							
	DCD	DAP	DDP	STA	RFU	DMDP	RTA	RMA
31	Y-Wing::OnChipBus Error Status							
	OPE	RFU	RFU	BL64E	BL32E	BL16E	BL8E	BL4E
32	Y-Wing::OnChipBus Error Status							
	RFU			RCOE	DNDE	BEE	RFU	

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	SubCode (x‘55’ : PCI CHK1B,OHUB/MHUB PPCI)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	Y-Wing::PCI Error Status							
	RCO	SCCO	USC	SCD	RSCE	DCD	DAP	DDP
2E	Y-Wing::PCI Error Status/SERR Status/OnChipBus Error Status							
	STA	DMDP	RTA	RMA	SS	OPE	STA	DMDP
2F	Y-Wing:: OnChipBus Error Status							
	BL64E	BL32E	BL16E	BL8E	BL4E	RCOE	DNDE	BEE
30	Not used							
31	Not used							
32	Not used							

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	SubCode (x‘56’ : PCI CHK1B,OHUB/MHUB YPCI)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	Y-Wing::PCI Error Status							
	RCO	SCCO	USC	SCD	RSCE	DCD	DAP	DDP
2E	Y-Wing::PCI Error Status/SERR Status/OnChipBus Error Status							
	STA	DMDP	RTA	RMA	SS			OPE
2F	Y-Wing:: OnChipBus Error Status							
	BL64E	BL32E	BL16E	BL8E	BL4E	RCOE	DNDE	BEE
30	Not used							
31	Not used							
32	Not used							

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	SubCode (x‘47’ : PCI CHK1B(ESA))							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	ESA::ESA_CK1B							
	LMADP CK1B	XTRG CK1B	XMST CK1B	PCI CK1B	Not used	XTRG_EX CK1B	Not used	PCI-EX CK1B
2E	ESA::ESA_CK1B							
	CBFCK1B	PLCK1B	HSN_XR ERR	HSN_CLK ERR	PCI_CLK ERR	ESA_CLK ERR	ALCP_DGC K1B	BLCP_DGC K1B
2F	Y-Wing::SERR Status/PCI Error Status							
	SS	SS	SS	RCO	SCCO	USC	SCD	RSCE
30	Y-Wing::PCI Error Status							
	DCD	DAP	DDP	STA	RFU	DMDP	RTA	RMA
31	Y-Wing::OnChipBus Error Status							
	OPE	RFU	RFU	BL64E	BL32E	BL16E	BL8E	BL4E
32	Y-Wing::OnChipBus Error Status							
	RFU			RCOE	DNDE	BEE	RFU	

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 47 (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP NO. 2^1	SP NO. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV TYPE =6587 / x‘EF8E’ : LDEV TYPE =6586)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 47 (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40	FREE AREA FORMAT No.							
	‘28’							
41								
	Not used							
42								
	Not used							
43								
	Not used							
44		BESA::CHK1B						
	LMADP CK1B	XTRG CK1B	XMST CK1B	PCI CK1B	Not used	XTRG_EX CK1B	Not used	PCI-EX CK1B
45	BESA::CHK1B							
	Not used							
46	BESA::CHK1B							
	CBFCK1B	PLCK1B	HSN_ XR ERR	HSN_ CLK ERR	PCI_ CLK ERR	ESA_ CLK ERR	ALCP_ DG ERR	BLCP_ DG ERR
47	BESA::CHK1B							
	Not used							
48	ESA::CHK1BEN							
	LMADPEN	XTRGEN	XMSTEN	PCIEN	Not used	XTRG_ EXEN	Not used	PCI-EXEN
49	ESA::CHK1BEN							
	Not used							
4A	ESA::CHK1BEN							
	CBFCK1B_ EN	PLCK1B_ EN	HSN_XRER R_EN	HSN_CLKE RR_EN	PCI_ CLK ERR	ESA_ CLK ERR	ALCP_ DGERR_EN	BLCP_ DGERR_EN
4B	ESA::CHK1BEN							
	Not used							
4C	ESA::CHK2							
	ESCONCK2	Not used	Not used	Not used	EXDMACK2	Not used	Not used	Not used
4D	ESA::CHK2							
	Not used							
4E	ESA::CHK2							
	Not used							
4F	ESA::CHK2							
	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 47 (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	ESA::XRTRGCK1B							
	SEQERR	ADRPERR	CNTERR	SELERR	WR_TOV	RD_TOV	WRPERR	RDPERR
51	ESA::XRTRGCK1B							
	AD23	AD22	AD21	AD20	AD19	AD18	AD17	AD16
52	ESA::XRTRGCK1B							
	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8
53	ESA::XRTRGCK1B							
	AD7	AD6	AD5	AD4	AD3	AD2	AD1	WR
54	ESA::XRMSTCK1B							
	SEQERR	ADRPERR	DTOPERR	Not used	Not used	Not used	Not used	Not used
55	ESA::XRMSTCK1B							
	Not used							
56	ESA::XRMSTCK1B							
	PDMALD ACK	LDEND ACK	CBFEND ACK	END2 ACK	LAM10 ACK	LAM14 ACK	LAM18 ACK	Not used
57	ESA::XRMSTCK1B							
	SEQ7	SEQ6	SEQ5	SEQ4	SEQ3	SEQ2	SEQ1	SEQ0
58	ESA::EXTRGCK1B							
	SEQERR	ADRPERR	CNTERR	SELERR	WR_TOV	RD_TOV	WRPERR	RDPERR
59	ESA::EXTRGCK1B							
	AD23	AD22	AD21	AD20	AD19	AD18	AD17	AD16
5A	ESA::EXTRGCK1B							
	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8
5B	ESA::EXTRGCK1B							
	AD7	AD6	AD5	AD4	AD3	AD2	AD1	WR
5C	ESA::LMAERR							
	COMM0 PERR	COMM1 PERR	COMM2 PERR	COMM3 PERR	1031C PERR	10304 PERR	10314 PERR	Not used
5D	ESA::LMAERR							
	1030C PERR	10318 PERR	Not used	Not used	Not used	Not used	Not used	Not used
5E	ESA::LMAERR							
	Not used							
5F	ESA::LMAERR							
	Not used	Not used	Not used	Not used	Not used	Not used	Not used	LMA ERR RST

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 47 (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60	ESA::LMARQSTS							
	LMA10 REQ	LMA14 REQ	LMA18 REQ	Not used	Not used	Not used	Not used	Not used
61	ESA::LMARQSTS							
	Not used							
62	ESA::LMARQSTS							
	Not used							
63	ESA::LMARQSTS							
	Not used							
64	ESA::EXCHK2B							
	BRD PCIWDT PCK0	BRD PCIWDT PCK1	BRD PCIWDT PCK2	BRD PCIWDT PCK3	BRD PCIWDT PCK4	BRD PCIWDT PCK5	BRD PCIWD TPCK6	BRD PCIWDT PCK7
65	ESA::EXCHK2B							
	BRD RACNT PCK0	BRD RACNT PCK1	RAM_A UC ERR	RAM_B UC ERR	RAM_A LRC0 ERR	RAM_B LRC0 ERR	RAM_A LRC1 ERR	RAM_B LRC1 ERR
66	ESA::EXCHK2B							
	Not used							
67	ESA::EXCHK2B							
	Not used							
68	ESA:: REGIF_CHK1_D_A							
	IOD SEQERR		ADR PERR		WDT PERR			
69	ESA:: REGIF_CHK1_D_A							
	BE PERR	SE LERR	ERR END1	ERR END2	Not used	Not used	Not used	Not used
6A	ESA:: REGIF_CHK1_D_A							
	Not used							
6B	ESA:: REGIF_CHK1_D_A							
	Not used							
6C	ESA:: REGIF_CHK1_D_B							
	IOD SEQERR		ADR PERR		WDT PERR			
6D	ESA:: REGIF_CHK1_D_B							
	BE PERR	SE LERR	ERR END1	ERR END2	Not used	Not used	Not used	Not used
6E	ESA:: REGIF_CHK1_D_B							
	Not used							
6F	ESA:: REGIF_CHK1_D_B							
	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 47 (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70	ESA:: REGIF_CHK1_C_A							
	IOD SEQERR		ADR PERR		WDT PERR			
71	ESA:: REGIF_CHK1_C_A							
	BEPERR	Not used	ERREND	Not used	Not used	Not used	Not used	Not used
72	ESA:: REGIF_CHK1_C_A							
	Not used							
73	ESA:: REGIF_CHK1_C_A							
	Not used							
74	ESA:: REGIF_CHK1_C_B							
	IOD SEQERR		ADR PERR		WDT PERR			
75	ESA:: REGIF_CHK1_C_B							
	BEPERR	Not used	ERREND	Not used	Not used	Not used	Not used	Not used
76	ESA:: REGIF_CHK1_C_B							
	Not used							
77	ESA:: REGIF_CHK1_C_B							
	Not used							
78	ESA::ESASTAT							
	Not used							
79	ESA::ESASTAT							
	Not used	Not used	Not used	Not used	CLCE0	CLCE1	CLCE2	CLCE MODE
7A	ESA::ESASTAT							
	DEV-NOEN	Not used	Not used	Not used	Not used	Not used	Not used	Not used
7B	ESA::ESASTAT							
	Not used							
7C	ESA::ESASTAT							
	LMADPCHK1B	XTRG CHK1B	XMST CHK1B	PCI CHK1B	Not used	XTRG_EX CHK1B	Not used	PCI-EX CHK1B
7D	ESA::OTHER_CK1B_STS							
	Not used							
7E	ESA::OTHER_CK1B_STS							
	CBF CHK1B	PL CHK1B	HSN_XR ERR	HSN_CLK ERR	PCI_CLK ERR	ESA_CLK ERR	ALCP_DG ERR	BLCP_DG ERR
7F	ESA::OTHER_CK1B_STS							
	Not used							

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	SubCode (x‘47’ : ESA CHK1B)							
2A	MPID							
2B	ESA::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	ESA::ESA_CK1B							
	LMADP CK1B	XTRG CK1B	XMST CK1B	PCI CK1B	Not used	XTRG_EX CK1B	Not used	PCI-EX CK1B
2D	ESA::ESA_CK1B							
	LMADP CK1B	XTRG CK1B	XMST CK1B	PCICK1B	Not used	XTRG_EX CK1B	Not used	LMADP CK1B
2E	ESA::ESA_LMAERR							
	COMMO PERR	COM1 PERR	COM2 PERR	COM3 PERR	1031C PERR	10304 PERR	10314 PERR	Not used
2F	ESA::ESA_LMAERR							
	1030CPERR	10318PERR	Not used	Not used	Not used	Not used	Not used	Not used
30	ESA::ESA_XRTRGCK1B							
	SEQERR	ADRPERR	CNTERR	SELERR	WR_TOV	RD_TOV	WRPERR	RDPERR
31	ESA::ESA_XRMSTCK1B							
	SEQERR	ADRPERR	DTOPERR	Not used	Not used	Not used	Not used	Not used
32	ESA::ESA_EXTRGCK1B							
	SEQERR	ADRPERR	CNTERR	SELERR	WR_TOV	RD_TOV	WRPERR	RDPERR

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 49 (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP NO. 2^1	SP NO. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV TYPE =6587 / x‘EF8E’ : LDEV TYPE =6586)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 49 (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40	FREE AREA FORMAT No.							
	‘29’							
41	Y_WING::							
	Not used							
42	Y_WING::							
	Not used							
43	Y_WING::							
	Not used							
44	Y_WING::PERRSTAT							
	Not used							
45	Y_WING::PERRSTAT							
	Not used							
46	Y_WING::PERRSTAT							
	Not used							
47	Y_WING::PERRSTAT							
	DCD	DAP	DDP	STA	RFU	DMDP	RTA	RMA
48	Y_WING::PERRSTAT							
	Not used							
49	Y_WING::PERRSTAT							
	Not used							
4A	Y_WING::SERRSTAT							
	Not used							
4B	Y_WING::SERRSTAT							
	Not used							
4C	Y_WING::OCBERRSTAT							
	Not used							
4D	Y_WING::OCBERRSTAT							
	Not used							OPE
4E	Y_WING::OCBERRSTAT							
	Not used			BL64E	BL32E	BL16E	BL8E	BL4E
4F	Y_WING::OCBERRSTAT							
	Not used			RCOE	DNDE	BEE	Not used	

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 49 (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	Y_WING::PINTXSTAT							
	Not used							
51	Y_WING::PINTXSTAT							
	Not used							
52	Y_WING::PINTXSTAT							
	Not used							
53	Y_WING::PINTXSTAT							
	Not used				INTD	INTC	INTB	INTA
54	Y_WING::PERRADDRH							
	PCI error address MSW							
55	Y_WING::PERRADDRH							
	PCI error address MSW							
56	Y_WING::PERRADDRH							
	PCI error address MSW							
57	Y_WING::PERRADDRH							
	PCI error address MSW							
58	Y_WING::PERRADDRL							
	PCI error address MSW							
59	Y_WING::PERRADDRL							
	PCI error address MSW							
5A	Y_WING::PERRADDRL							
	PCI error address MSW							
5B	Y_WING::PERRADDRL							
	PCI error address MSW							
5C	Y_WING::PCIXSTAT							
	RFU		SCEM	DMCRS			DMOST	
5D	Y_WING::PCIXSTAT							
	DMOST	DMMRBC		DC	USC	SCD	133MHz capable	64bit device
5E	Y_WING::PCIXSTAT							
	Bus number							
5F	Y_WING::PCIXSTAT							
	Device number					Function number		

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 49 (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60	Y_WING::STATUS							
	DPE	SSE	RMA	RTA	STA	DEV timing		MDPE
61								
	FBBC	Not used	66MHz Cap	CL	Not used			
62	Y_WING::STATUS							
	Not used						FBBE	SERR# EN
63	Y_WING::STATUS							
	Step Cont	PER	VPS	MWIE	Special cyc	Bus Master	Mem Space	IO Space
64	Y_WING::UNITCNT							
	INIT_End.	Not used						
65	Y_WING::UNITCNT							
	Not used							
66	Y_WING::UNITCNT							
	Not used			PER	Not used			MAttr cache
67	Y_WING::UNITCNT							
	Not used		PBA	Host mode	Not used	PCI CLK Freq	Not used	PCI mode
68	Y_WING::PERRMASK							
	Not used							
69	Y_WING::PERRMASK							
	Not used						MRCO	MSCCO
6A	Y_WING::PERRMASK							
	Not used					MUSC	MSCD	MRSCE
6B	Y_WING::PERRMASK							
	MDCD	MDAP	MDDP	MSTA	Not used	MDMDP	MTRA	MRMA
6C	Y_WING::PINTXMASK							
	Not used							
6D	Y_WING::PINTXMASK							
	Not used							
6E	Y_WING::PINTXMASK							
	Not used							
6F	Y_WING::PINTXMASK							
	Not used				Mask INTD	Mask INTC	Mask INTB	Mask INTA

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 49 (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70	Y_WING::OCBERRMASK							
	Not used							
71	Y_WING::OCBERRMASK							
	Not used							MOPE
72	Y_WING::OCBERRMASK							
	Not used			MBL64E	MBL32E	MBL16E	MBL8E	MBL4E
73	Y_WING::OCBERRMASK							
	Not used			MRCOE	MDNDE	MBEE	Not used	
74	Y_WING::PCIXCOMMAND							
	Not used							
75	Y_WING::PCIXCOMMAND							
	MOST			MMRBC		ERO	DPERE	
76	Y_WING::PCIXCOMMAND							
	PCI-X next capability							
77	Y_WING::PCIXCOMMAND							
	PCI-X capability ID							
78	Y_WING::							
	Not used							
79	Y_WING::							
	Not used							
7A	Y_WING::							
	Not used							
7B	Y_WING::							
	Not used							
7C	Y_WING::							
	Not used							
7D	Y_WING::							
	Not used							
7E	Y_WING::							
	Not used							
7F	Y_WING::							
	Not used							

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	SubCode (x‘49’ : Y-Wing PCICHK1B)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	DHUB::MPA_STS							
	Not used	Not used	FCA CHK1B 4MP	DRR CHK1B 4MP	PCI CHK1B Q	PCI CHK1B M	FCA CHK1B 8/4MP	DRR CHK1B 8/4MP
2E	DHUB::MPA_STS							
	BSINT	CHK3 HSNMST	CHK3 HSNSLV	CHK1B FM	Not used	Not used	CHK1B XR	MPINT
2F	Y-Wing::SERR Status/PCI Error Status							
	SS	SS	SS	RCO	SCCO	USC	SCD	RSCE
30	Y-Wing::PCI Error Status							
	DCD	DAP	DDP	STA	RFU	DMDP	RTA	RMA
31	Y-Wing::OnChipBus Error Status							
	OPE	RFU	RFU	BL64E	BL32E	BL16E	BL8E	BL4E
32	Y-Wing::OnChipBus Error Status							
	RFU			RCOE	DNDE	BEE	RFU	

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 4A (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP NO. 2^1	SP NO. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV TYPE =6587 / x‘EF8E’ : LDEV TYPE =6586)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 4A (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40	FREE AREA FORMAT No.							
	‘2A’							
41								
	Not used							
42	Y_Wing::BIUOCBERRINFO2							
	Not used							
43	Y_Wing::BIUOCBERRINFO2							
	Not used							
44	Y_Wing::BIUOCBERRINFO2							
	Bus Error Info				Bus Error Cmd			
45	Y_Wing::BIUOCBERRINFO2							
	Bus Error Cmd				Bus Error Addr2			
46	Y_Wing::BIUOCBERRINFO1							
	Bus Error Addr1							
47	Y_Wing::BIUOCBERRINFO1							
	Bus Error Addr1							
48	Y_Wing::BIUOCBERRINFO1							
	Bus Error Addr1							
49	Y_Wing::BIUOCBERRINFO1							
	Bus Error Addr1							
4A	Y_Wing::SDERRADDR							
	ERRADD							
4B	Y_Wing::SDERRADDR							
	ERRADD						Not used	Not used
4C	Y_Wing::SDERRADDR							
	ERRADD							
4D	Y_Wing::SDERRADDR							
	ERRADD							
4E	Y_Wing::SDERRSYNHI							
	Not used							
4F	Y_Wing::SDERRSYNHI							
	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 4A (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	Y_Wing::SDERRSYNHI							
	Not used							
51	Y_Wing::SDERRSYNHI							
	ESOHL							
52	Y_Wing:: SDERRSYNLO							
	Not used							
53	Y_Wing:: SDERRSYNLO							
	Not used							
54	Y_Wing:: SDERRSYNLO							
	Not used							
55	Y_Wing:: SDERRSYNLO							
	ESOLL							
56	Y_Wing::GPIO_DATA2							
	GPD31	GPD30	GPD29	GPD28	GPD27	GPD26	GPD25	GPD24
57	Y_Wing::GPIO_DATA2							
	GPD23	GPD22	GPD21	GPD20	GPD19	GPD18	GPD17	GPD16
58	Y_Wing::GPIO_DATA3							
	GPD47	GPD46	GPD45	GPD44	GPD43	GPD42	GPD41	GPD40
59	Y_Wing::GPIO_DATA3							
	GPD39	GPD38	GPD37	GPD36	GPD35	GPD34	GPD33	GPD32
5A	Y_Wing::RFCSC							
	RFCS							
5B	Y_Wing::RFCSC							
	RFCS							
5C	Y_Wing::TFCSC							
	TFCS							
5D	Y_Wing::TFCSC							
	TFCS							
5E	Y_Wing::FM STATUS							
	Not used							
5F	Y_Wing::FM STATUS							
	Not used						FM1 BSY	FM0 BSY

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 4A (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60	Y_Wing::ERROR STATUS							
	Not used	FMWP ERR	FMW ERR	SEQ CNT PERR	SEQ CNT ERR	SEQ WERR	SEQ PERR	SEQ PERR
61	Y_Wing::ERROR STATUS							
	YWING ERR	Not used	FMRD AERR	EMRD PERR	Not used	LCE2 ERR	LDAT PERR	LADR PERR
62	Y_Wing::HardRESETenable							
	Not used	Not used	Not used	SEQ CNT PERR EN	SEQ CNT ERR EN	SEQ WERR EN	SEQ RERR EN	SEQ PERR EN
63	Y_Wing::HardRESETenable							
	YWING ERR EN	Not used	FMRD AERR EN	FMRD PERR EN	Not used	LCE2 ERR EN	LDAT PERR EN	LADR PERR EN
64	Y_Wing::PLD CONTROL							
	DBUG MD	Not used	Not used	Not used	Not used	Not used	Not used	FMWP REG
65	Y_Wing::PLD CONTROL							
	SEQ ERR MODE	BT OK	ERR CLK	Not used	BYPS CLKS	Not used	LRDY EN	RST REQ
66	Y_Wing::BadVAddr							
	BadVAddr							
67	Y_Wing::BadVAddr							
	BadVAddr							
68	Y_Wing::BadVAddr							
	BadVAddr							
69	Y_Wing::BadVAddr							
	BadVAddr							
6A	Y_Wing::BadVAddr							
	BadVAddr							
6B	Y_Wing::BadVAddr							
	BadVAddr							
6C	Y_Wing::BadVAddr							
	BadVAddr							
6D	Y_Wing::BadVAddr							
	BadVAddr							
6E	Y_Wing:: Status							
	XX	CU(2:0)			Not used	FR	Not used	DS
6F	Y_Wing:: Status							
	DS							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 4A (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70	Y_Wing::Status IM(7:0)							
71	Y_Wing::Status							
	KX	SX	UX	KSU		ERL	EXL	IE
72	Y_Wing::Reason							
	BD	Not used		CE	Not used			
73	Y_Wing:: Reason Not used							
74	Y_Wing:: Reason IP(7:0)							
75	Y_Wing:: Reason							
	Not used	ExcCode					Not used	Not used
76	Y_Wing::EPC EPC							
77	Y_Wing::EPC EPC							
78	Y_Wing::EPC EPC							
79	Y_Wing::EPC EPC							
7A	Y_Wing::EPC EPC							
7B	Y_Wing::EPC EPC							
7C	Y_Wing::EPC EPC							
7D	Y_Wing::EPC EPC							
7E	Y_Wing:: PARITY ERROR EPC							
7F	Y_Wing:: CACHE ERROR							
	ER	EC	ED	ET	ES	EE	EB	Not used

Copyright © 2007, 2009, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
27	Format (x‘8’)				Message (x‘E’)			
28	SubCode (x‘4A’ : Y-Wing CHK1B MNI)							
29	MPID							
2A	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2B	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2C	NMI_STATUS							
	Not used					OnChipBus Parity Error	Ethernet#2 Parity Error	Ethernet#1 Parity Error
2D	NMI_STATUS							
	BCU Parity Error	SC memory un correctable Error	SC memory correctable Error	SC memory Parity Error	SDRAM un correctable Error	SDRAM correctable Error	BIU-OnChipBus Error	Outside NMI (MPHOLD)
2E	Not used							
2F	Not used							
30	Not used							
31	Not used							

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 60/70 (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP no. 2^1	SP no. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type = DKU87I/x‘EF8E’ : LDEV type = DKU86I)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 60/70 (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40		FREE AREA FORMAT No. ‘03’						
41		DHUB::CHK1_ADRS						
	(Not used)	DBDE4M_ DTPER	DBDE4N_ DTPER	WLACHK_LA1CPMERR	WLACHK_LA2CPMERR	SLRCCHK_WSLRCCMPER	SLRCCHK_WSLRCPER	SLRCCHK_SLRCDTPER
42		DHUB::CHK1_ADRS						
	DTSEL_ DTPER	ACGEN_ DTPER	RLACHK_LA1CMPERR	RLACHK_LA2CMPERR	RLACHK_DTPER	SLRCCHK_RSLRCCMPER	SLRCCHK_RSLRCPER	RPLRCCHK_PLRCDTPER
43		DHUB::CHK1_ADRS						
	(Not used)	(Not used)	(Not used)	DBD4M_ VERIFYERR	DBD4N_ VERIFYERR	RPLRCCHK_CPLRCOPER	RPLRCCHK_DTENDERR	(Not used)
44		DHUB::CHK1_ADRS						
	ST1_ DTPER	ST1CHK_ STOCMPER	DBD1M_ C2_UCRCTERR	DBD1M_ C2_ADRERR	DBD1M_ C2_ECCERR	DBD1N_ C2_UCRCTERR	DBD1N_ C2_ADRERR	DBD1N_ C2_ECCERR
45		DHUB::CHK1_ADRS						
	(Not used)	(Not used)	(Not used)	(Not used)	DBD3X_ DTPER	ST0_ DTPER	ST0CHK_RTNCODEERR_ST6	ST0CHK_RTNCODEERR_ST7
46		DHUB::REGBUF_ERR_STS						
	CXPT	(Not used)	CYPT	(Not used)	XPT_PER	XXPT_PER	YPT_PER	YYPT_PER 47
47		DHUB::REGBUF_ERR_STS						
	BEH_ERR	BEL__ERR	BYTE_ ERR1	BYTE_ ERR0	CMP_ERR3	CMP_ERR2	CMP_ERR1	CMP_ERR0
48		DHUB::REGBUF_ERR_STS						
	ADR_ERR7	ADR_ERR6	ADR_ERR5	ADR_ERR4	ADR_ERR3	ADR_ERR2	ADR_ERR1	ADR_ERR0
49		DHUB::REGBUF_ERR_STS						
	MMOL_ PER3	MMOL_ PER2	MMOL_ PER1	MMOL_ PER0	MMO_PER3	MMO_PER2	MMO_PER1	MMO_PER 0
4A		DHUB::TXSM_ERR_STS						
	(Not used)	Not used	Not used	(Not used)	BLKDTL_ ERR3	BLKDTL_ ERR2	BLKDTL_ ERR1	BLKDTL_ ERR0
4B		DHUB::TXSM_ERR_STS						
	(Not used)	Not used	Not used	(Not used)	BLKDT_ ERR3	BLKDT_ ERR2	BLKDT_ ERR1	BLKDT_ ERR0
4C		DHUB::TXCOM_ERR_STS						
	(Not used)	Not used	Not used	(Not used)	BLKDT_ ERR3	BLKDT_ ERR2	BLKDT_ ERR1	BLKDT_ ERR0
4D		DHUB::TXFM_ERR_STS						
	(Not used)	Not used	Not used	(Not used)	BLKDT_ ERR3	BLKDT_ ERR2	BLKDT_ ERR1	BLKDT_ ERR0
4E		DHUB::TXIO_ERR_STS						
	(Not used)	Not used	Not used	(Not used)	BLKDTL_ ERR3	BLKDTL_ ERR2	BLKDTL_ ERR1	BLKDTL_ ERR0
4F		DHUB::TXIO_ERR_STS						
	(Not used)	Not used	Not used	(Not used)	BLKDT_ ERR3	BLKDT_ ERR2	BLKDT_ ERR1	BLKDT_ ERR0

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 60/70 (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	MPID							
51	(Not used)							
52	(Not used)							
53	(Not used)							
54	(Not used)							
55	(Not used)							
56	(Not used)							
57	(Not used)							
58	(Not used)							
59	(Not used)							
5A	(Not used)							
5B	(Not used)							
5C	(Not used)							
5D	(Not used)							
5E	(Not used)							
5F	(Not used)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 60/70 (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60								
	(Not used)							
61								
	(Not used)							
62								
	(Not used)							
63								
	(Not used)							
64								
	(Not used)							
65								
	(Not used)							
66								
	(Not used)							
67								
	(Not used)							
68								
	(Not used)							
69								
	(Not used)							
6A								
	(Not used)							
6B								
	(Not used)							
6C								
	(Not used)							
6D								
	(Not used)							
6E								
	(Not used)							
6F								
	(Not used)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 60/70 (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70								
	(Not used)							
71								
	(Not used)							
72								
	(Not used)							
73								
	(Not used)							
74								
	(Not used)							
75								
	(Not used)							
76								
	(Not used)							
77								
	(Not used)							
78								
	(Not used)							
79								
	(Not used)							
7A								
	(Not used)							
7B								
	(Not used)							
7C	DHUB::PCIERRO/1							
	TXPE	PERR_OUT	SERR_OUT	SERR_IN	PERR_IN	RXPE	TGTABT	MSTABT
7D	DHUB::PCIERRO/1							
	TGTRXBUF1_ERR	TGTRXBUF2_ERR	TGTSEQ_ERR	TGTTXBUF0_ERR	TGTTXBUF1_ERR	XR_MSTSEQ_ERR	TGTTXBUF0_ERR	PXRXBUF0_ERR
7E	DHUB::PCIERRO/1							
	MSTSEQ_ERR	RETRY_OVR	XR_ARB_ERR	XR_SLV_ERR	XPTXBUF0_ERR	XPCMDBUF_ERR	XPRXBUF0_ERR	MSTTXBUF0_ERR
7F	DHUB::PCIERRO/1							
	MSTTXBUF1_ERR	MSTTXBUF2_ERR	MSTRXBUF0_ERR	PXRXBUF0_ERR	MSTRXBUF1_ERR	MSTRXBUF2_ERR	(Not used)	BRG_ERR

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘60’ : MPA XR CHK1B)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2C	DHUB::MPA_STS							
	BSINT	CHK3HSNMST	CHK3HSNSLV	CHK1BFM	IMP WARN	ROSC WARN	CHK1BXR	MPINT
2D	DHUB::PASSWORD CHK1B							
	(Not used)	(Not used)	FMDIR	ILBCNT	ILADR	BSTRD	BSTWR	PWD CHK1B
2E	DHUB::REGBUF CHK1B							
	MMOL_PER3	MMOL_PER2	MMOL_PER1	MMOL_PER0	MMO_PER3	MMO_PER2	MMO_PER1	MMO_PER0
2F	DHUB::ROTX ERR STS 1							
	MMOLPER3	MMOLPER2	MMOLPER1	MMOLPER0	MMOPER3	MMOPER2	MMOPER1	MMOPER0
30	DHUB::ROTX ERR STS 1							
	BEHPER	BELPER	BYTPER1	BYTPER0	CMPER3	CMPER2	CMPER1	CMPER0
31	DHUB::ROTX ERR STS 1							
	ADRPER7	ADRPER6	ADRPER5	ADRPER4	ADRPER3	ADRPER2	ADRPER1	ADRPER0
32	DHUB::ROTX ERR STS 1							
	MMOLPER3	MMOLPER2	MMOLPER1	MMOLPER0	MMOPER3	MMOPER2	MMOPER1	MMOPER0

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘70’ : MPA XR CHK1B)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2C	DHUB::MPA_STS							
	BSINT	CHK3 HSN MST	CHK3 HSN SLV	CHK1B FM	IMP WARN	ROSC WARN	CHK1B XR	MPINT
2D	DHUB::PASSWORD CHK1B							
	(Not used)	(Not used)	FMDIR	ILBCNT	ILADR	BSTRD	BSTWR	PWD CHK1B
2E	DHUB::REGBUF CHK1B							
	MMOL_ PER3	MMOL_ PER2	MMOL_ PER1	MMOL_ PER0	MMO_PER3	MMO_PER2	MMO_PER1	MMO_PER0
2F	DHUB::ROTX ERR STS 1							
	MMOLPER 3	MMOLPER 2	MMOLPER 1	MMOLPER 0	MMOPER3	MMOPER2	MMOPER1	MMOPER0
30	DHUB::ROTX ERR STS 1							
	BEHPER	BELPER	BYTPER1	BYTPER0	CMPER3	CMPER2	CMPER1	CMPER0
31	DHUB::ROTX ERR STS 1							
	ADRPER7	ADRPER6	ADRPER5	ADRPER4	ADRPER3	ADRPER2	ADRPER1	ADRPER0
32	DHUB::ROTX ERR STS 1							
	MMOLPER 3	MMOLPER 2	MMOLPER 1	MMOLPER 0	MMOPER3	MMOPER2	MMOPER1	MMOPER0

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 61/71 (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP no. 2^1	SP no. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type = DKU87I/x‘EF8E’ : LDEV type = DKU86I)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 61/71 (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40	FREE AREA FORMAT No. '04'							
41	DHUB::CMP_ERRREG							
	(Not used)	(Not used)	(Not used)	(Not used)	FMSEQ_MP3	FSEQ2_MP3	FSEQ1_MP3	FMARB_MP3
42	DHUB::CMP_ERRREG							
	(Not used)	(Not used)	(Not used)	(Not used)	FMSEQ_MP2	FSEQ2_MP2	FSEQ1_MP2	FMARB_MP2
43	DHUB::CMP_ERRREG							
	(Not used)	(Not used)	(Not used)	(Not used)	FMSEQ_MP1	FSEQ2_MP1	FSEQ1_MP1	FMARB_MP1
44	DHUB::CMP_ERRREG							
	(Not used)	(Not used)	(Not used)	(Not used)	FMSEQ_MP0	FSEQ2_MP0	FSEQ1_MP0	FMARB_MP0
45	DHUB::FMARB_ERRREG							
	(Not used)	(Not used)	(Not used)	(Not used)	CST_MP0	CST_MP1	CST_MP2	CST_MP3
46	DHUB::FREGSEQ2_ERRREG							
	(Not used)	(Not used)	(Not used)	(Not used)	CST_MP0	CST_MP1	CST_MP2	CST_MP3
47	DHUB::MPi_ERRSTS0							
	BNKWR2 ERR7	BNKWR2 ERR6	BNKWR2 ERR5	BNKWR2 ERR4	BNKWR2 ERR3	BNKWR2 ERR2	BNKWR2 ERR1	BNKWR2 ERR0
48	DHUB::MPi_ERRSTS0							
	BNKWR1 ERR7	BNKWR1 ERR6	BNKWR1 ERR5	BNKWR1 ERR4	BNKWR1 ERR3	BNKWR1 ERR2	BNKWR1 ERR1	BNKWR1 ERR0
49	DHUB::MPi_ERRSTS0							
	BNKWR0 ERR7	BNKWR0 ERR6	BNKWR0 ERR5	BNKWR0 ERR4	BNKWR0 ERR3	BNKWR0 ERR2	BNKWR0 ERR1	BNKWR0 ERR0
4A	DHUB::MPi_ERRSTS1							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	WRPRTCT	JISOERR
4B	DHUB::MPi_ERRSTS1							
	BNKRD1 ERR7	BNKRD1 ERR6	BNKRD1 ERR5	BNKRD1 ERR4	BNKRD1 ERR3	BNKRD1 ERR2	BNKRD1 ERR1	BNKRD1 ERR0
4C	DHUB::MPi_ERRSTS1							
	BNKRD0 ERR7	BNKRD0 ERR6	BNKRD0 ERR5	BNKRD0 ERR4	BNKRD0 ERR3	BNKRD0 ERR2	BNKRD0 ERR1	BNKRD0 ERR0
4D	DHUB::MPi_FREGBUF_ERR							
	DT(3)	DT(2)	DT(1)	DT(0)	ADR(3)	ADR(2)	ADR(1)	ADR(0)
4E	DHUB::MPi_FMPATH_ERR							
	(Not used)	(Not used)	(Not used)	(Not used)	RDDT_PER(3)	RDDT_PER(2)	RDDT_PER(1)	RDDT_PER(0)
4F	DHUB::MPi_FMPATH_ERR							
	(Not used)	ADOUT_PER(3)	ADOUT_PER(2)	ADOUT_PER(1)	ADOUT_PER(0)	DTOUT_PER	CMP_DT	CMP_ADRCMP

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 61/71 (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	DHUB::FMARB_ERRREG							
	(Not used)	(Not used)	CMP_OE1	CMP_OE0	(Not used)	(Not used)	CMP_CS1	CMP_CS0
51	DHUB::FMARB_ERRREG							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	CST
52	(Not used)							
53	(Not used)							
54	(Not used)							
55	(Not used)							
56	(Not used)							
57	(Not used)							
58	(Not used)							
59	(Not used)							
5A	(Not used)							
5B	(Not used)							
5C	(Not used)							
5D	(Not used)							
5E	(Not used)							
5F	(Not used)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 61/71 (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60								
	(Not used)							
61								
	(Not used)							
62								
	(Not used)							
63								
	(Not used)							
64								
	(Not used)							
65								
	(Not used)							
66								
	(Not used)							
67								
	(Not used)							
68								
	(Not used)							
69								
	(Not used)							
6A								
	(Not used)							
6B								
	(Not used)							
6C								
	(Not used)							
6D								
	(Not used)							
6E								
	(Not used)							
6F								
	(Not used)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 61/71 (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70								
	(Not used)							
71								
	(Not used)							
72								
	(Not used)							
73	DHUB::WR_BNK_EXL_SET							
	MP0BNK0 SET	MP0BNK1 SET	MP0BNK2 SET	MP0BNK3 SET	MP0BNK4 SET	MP0BNK5 SET	MP0BNK6 SET	MP0BNK7 SET
74	DHUB::WR_BNK_EXL_SET							
	MP1BNK0 SET	MP1BNK1 SET	MP1BNK2 SET	MP1BNK3 SET	MP1BNK4 SET	MP1BNK5 SET	MP1BNK6 SET	MP1BNK7 SET
75	DHUB::WR_BNK_EXL_SET							
	MP2BNK0 SET	MP2BNK1 SET	MP2BNK2 SET	MP2BNK3 SET	MP2BNK4 SET	MP2BNK5 SET	MP2BNK6 SET	MP2BNK7 SET
76	DHUB::WR_BNK_EXL_SET							
	MP3BNK0 SET	MP3BNK1 SET	MP3BNK2 SET	MP3BNK3 SET	MP3BNK4 SET	MP3BNK5 SET	MP3BNK6 SET	MP3BNK7 SET
77	DHUB::RD_BNK_EXL_SET							
	MP0BNK0 SET	MP0BNK1 SET	MP0BNK2 SET	MP0BNK3 SET	MP0BNK4 SET	MP0BNK5 SET	MP0BNK6 SET	MP0BNK7 SET
78	DHUB::RD_BNK_EXL_SET							
	MP1BNK0 SET	MP1BNK1 SET	MP1BNK2 SET	MP1BNK3 SET	MP1BNK4 SET	MP1BNK5 SET	MP1BNK6 SET	MP1BNK7 SET
79	DHUB::RD_BNK_EXL_SET							
	MP2BNK0 SET	MP2BNK1 SET	MP2BNK2 SET	MP2BNK3 SET	MP2BNK4 SET	MP2BNK5 SET	MP2BNK6 SET	MP2BNK7 SET
7A	DHUB::RD_BNK_EXL_SET							
	MP3BNK0 SET	MP3BNK1 SET	MP3BNK2 SET	MP3BNK3 SET	MP3BNK4 SET	MP3BNK5 SET	MP3BNK6 SET	MP3BNK7 SET
7B	MPID							
7C	DHUB::PCIERRO/1							
	TXPE	PERR_OUT	SERR_OUT	SERR_IN	PERR_IN	RXPE	TGTABT	MSTABT
7D	DHUB::PCIERRO/1							
	TGTRXBUF 1_ERR	TGTRXBUF 2_ERR	TGTSEQ_ ERR	TGTTXBUF 0_ERR	TGTTXBUF 1_ERR	XR_MSTSEQ _ERR	TGTTXBUF 0_ERR	PXRXBUF 0_ERR
7E	DHUB::PCIERRO/1							
	MSTSEQ _ERR	RETRY _OVR	XR_ARB _ERR	XR_SLV _ERR	XPTXBUF 0_ERR	XPCMDBUF _ERR	XPRXBUF 0_ERR	MSTTXBUF 0_ERR
7F	DHUB::PCIERRO/1							
	MSTTXBUF 1_ERR	MSTTXBUF 2_ERR	MSTRXBUF 0_ERR	PXRXBUF 0_ERR	MSTRXBUF 1_ERR	MSTRXBUF 2_ERR	(Not used)	BRG_ERR

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘61’ : FM CHK1B)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	DHUB::MPA_STS							
	BSINT	CHK3 HSN MST	CHK3 HSN SLV	CHK1B FM	IMP WARN	ROSC WARN	CHK1B XR	MPINT
2D	DHUB::FMSEQ_ERR							
	ILLACS_ MP3	DECODE_ MP3	ENCODE_ MP3	CST_MP3	ILLACS_ MP2	DECODE_ MP2	ENCODE_ MP2	CST_MP2
2E	DHUB::FMSEQ_ERR							
	ILLACS_ MP1	DECODE_ MP1	ENCODE_ MP1	CST_MP1	ILLACS_ MP0	DECODE_ MP0	ENCODE_ MP0	CST_MP0
2F	DHUB::FMSEQCNT_ERR							
	(Not used)	(Not used)	(Not used)	MP3_ACC_ TO	MP3_WEH_ TO	MP3_WP_ TO	MP3_ACC_ PER	MP3_WEH_ PER
30	DHUB::FMSEQCNT_ERR							
	(Not used)	(Not used)	(Not used)	MP2_ACC_ TO	MP2_WEH_ TO	MP2_WP_ TO	MP2_ACC_ PER	MP2_WEH_ PER
31	DHUB::FMSEQCNT_ERR							
	(Not used)	(Not used)	(Not used)	MP1_ACC_ TO	MP1_WEH_ TO	MP1_WP_ TO	MP1_ACC_ PER	MP1_WEH_ PER
32	DHUB::FMSEQCNT_ERR							
	(Not used)	(Not used)	(Not used)	MP0_ACC_ TO	MP0_WEH_ TO	MP0_WP_ TO	MP0_ACC_ PER	MP0_WEH_ PER

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘71’ : FM CHK1B)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	DHUB::MPA_STS							
	BSINT	CHK3 HSN MST	CHK3 HSN SLV	CHK1B FM	IMP WARN	ROSC WARN	CHK1B XR	MPINT
2D	DHUB::FMSEQ_ERR							
	ILLACS_ MP3	DECODE_ MP3	ENCODE_ MP3	CST_MP3	ILLACS_ MP2	DECODE_ MP2	ENCODE_ MP2	CST_MP2
2E	DHUB::FMSEQ_ERR							
	ILLACS_ MP1	DECODE_ MP1	ENCODE_ MP1	CST_MP1	ILLACS_ MP0	DECODE_ MP0	ENCODE_ MP0	CST_MP0
2F	DHUB::FMSEQCNT_ERR							
	(Not used)	(Not used)	(Not used)	MP3_ACC_ TO	MP3_WEH_ TO	MP3_WP_T O	MP3_ACC_ PER	MP3_WEH_ PER
30	DHUB::FMSEQCNT_ERR							
	(Not used)	(Not used)	(Not used)	MP2_ACC_ TO	MP2_WEH_ TO	MP2_WP_ TO	MP2_ACC_ PER	MP2_WEH_ PER
31	DHUB::FMSEQCNT_ERR							
	(Not used)	(Not used)	(Not used)	MP1_ACC_ TO	MP1_WEH_ TO	MP1_WP_ TO	MP1_ACC_ PER	MP1_WEH_ PER
32	DHUB::FMSEQCNT_ERR							
	(Not used)	(Not used)	(Not used)	MP0_ACC_ TO	MP0_WEH_ TO	MP0_WP_ TO	MP0_ACC_ PER	MP0_WEH_ PER

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 62 (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP no. 2^1	SP no. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type = DKU87I/x‘EF8E’ : LDEV type = DKU86I)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 62 (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40		FREE AREA FORMAT No.						
		'05'						
41		FCA::OTHERCHK1						
	XRSEQ ENCODER ERROR	XRSEQ DECODER ERROR	PCI-X OUTDTH PARITY ERROR (3)	PCI-X OUTDTH PARITY ERROR (2)	PCI-X OUTDTH PARITY ERROR (1)	PCI-X OUTDTH PARITY ERROR (0)	PCI-X OUTDTL PARITY ERROR (3)	PCI-X OUTDTL PARITY ERROR (2)
42		FCA::OTHERCHK1						
	PCI-X OUTDTL PARITY ERROR (1)	PCI-X OUTDTL PARITY ERROR (0)	YWING ERROR	ADRx8 ERROR	BLKACC ERROR	BYTECNT ERROR	XR MP RDT PER (3)	XR MP RDT PER (2)
43		FCA::OTHERCHK1						
	XR MP RDT PER (1)	XR MP RDT PER (0)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
44		FCA::CHK1						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	Bit00
45		FCA::DTNCHK1						
	Bit31	Bit30	Bit29	Bit28	(Not used)	(Not used)	(Not used)	(Not used)
46		FCA::CWCHK1						
	Bit31	Bit30	Bit29	Bit28	(Not used)	(Not used)	(Not used)	(Not used)
47		FCA::CRCHK1						
	Bit31	Bit30	Bit29	Bit28	(Not used)	(Not used)	(Not used)	(Not used)
48		FCA::PCICHK1						
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
49		FCA::PMEMCHK1						
	Bit31	Bit30	Bit29	Bit28	(Not used)	(Not used)	(Not used)	(Not used)
4A		FCA::AESCHK1						
	MP RD DATA PARITY ERROR(bit3)	MP RD DATA PARITY ERROR(bit2)	MP RD DATA PARITY ERROR(bit1)	MP RD DATA PARITY ERROR(bit0)	(Not used)	(Not used)	(Not used)	(Not used)
4B								
		(Not used)						
4C								
		(Not used)						
4D								
		(Not used)						
4E								
		(Not used)						
4F								
		(Not used)						

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 62 (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	FCA::OTHERCHK1							
	XRSEQ ENCODER ERROR	XRSEQ DECODER ERROR	PCI-X OUTDTH PARITY ERROR (3)	PCI-X OUTDTH PARITY ERROR (2)	PCI-X OUTDTH PARITY ERROR (1)	PCI-X OUTDTH PARITY ERROR (0)	PCI-X OUTDTL PARITY ERROR (3)	PCI-X OUTDTL PARITY ERROR (2)
51	FCA::OTHERCHK1							
	PCI-X OUTDTL PARITY ERROR (1)	PCI-X OUTDTL PARITY ERROR (0)	YWING ERROR	ADRx8 ERROR	BLKACC ERROR	BYTECNT ERROR	XR MP RDT PER (3)	XR MP RDT PER (2)
52	FCA::OTHERCHK1							
	(Not used)							
53	FCA::CHK1							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	Bit00
54	FCA::DTNCHK1							
	Bit31	Bit30	Bit29	Bit28	(Not used)	(Not used)	(Not used)	(Not used)
55	FCA::CWCHK1							
	Bit31	Bit30	Bit29	Bit28	(Not used)	(Not used)	(Not used)	(Not used)
56	FCA::CRCHK1							
	Bit31	Bit30	Bit29	Bit28	(Not used)	(Not used)	(Not used)	(Not used)
57	FCA::PCICHK1							
	Bit31	Bit30	Bit29	Bit28	Bit27	Bit26	Bit25	Bit24
58	FCA::PMEMCHK1							
	Bit31	Bit30	Bit29	Bit28	(Not used)	(Not used)	(Not used)	(Not used)
59	FCA::AESCHK1							
	MP RD DATA PARITY ERROR(bit3)	MP RD DATA PARITY ERROR(bit2)	MP RD DATA PARITY ERROR(bit1)	MP RD DATA PARITY ERROR(bit0)	(Not used)	(Not used)	(Not used)	(Not used)
5A								
	(Not used)							
5B								
	(Not used)							
5C								
	(Not used)							
5D								
	(Not used)							
5E								
	(Not used)							
5F								
	(Not used)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 62 (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60								
61	(Not used)							
62								
63	(Not used)							
64								
65	(Not used)							
66								
67	(Not used)							
68								
69	(Not used)							
6A								
6B	(Not used)							
6C								
6D	(Not used)							
6E								
6F	(Not used)							
	(Not used)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 62 (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70								
	(Not used)							
71								
	(Not used)							
72								
	(Not used)							
73								
	(Not used)							
74								
	(Not used)							
75								
	(Not used)							
76								
	(Not used)							
77								
	(Not used)							
78	FCA::PCIERR0							
	TXPE	PERR_OUT	SERR_OUT	SERR_IN	PERR_IN	RXPE	TGTABT	MSTABT
79	FCA::PCIERR0							
	TGTRXBUF1_ERR	TGTRXBUF2_ERR	TGTSEQ_ERR	TGTTXBUF0_ERR	TGTTXBUF1_ERR	XR_MSTSEQ_ERR	TGTTXBUF0_ERR	PXRXBUF0_ERR
7A	FCA::PCIERR0							
	MSTSEQ_ERR	RETRY_OVR	XR_ARB_ERR	XR_SLV_ERR	XPTXBUF0_ERR	XPCMDBUF_ERR	XPRXBUF0_ERR	MSTTXBUF0_ERR
7B	FCA::PCIERR0							
	MSTTXBUF1_ERR	MSTTXBUF2_ERR	MSTRXBUF0_ERR	PXRXBUF0_ERR	MSTRXBUF1_ERR	MSTRXBUF2_ERR	(Not used)	BRG_ERR
7C	FCA::PCIERR12							
	TXPE	PERR_OUT	SERR_OUT	SERR_IN	PERR_IN	RXPE	TGTABT	MSTABT
7D	FCA::PCIERR12							
	TGTRXBUF1_ERR	TGTRXBUF2_ERR	TGTSEQ_ERR	TGTTXBUF0_ERR	TGTTXBUF1_ERR	XR_MSTSEQ_ERR	TGTTXBUF0_ERR	PXRXBUF0_ERR
7E	FCA::PCIERR12							
	MSTSEQ_ERR	RETRY_OVR	XR_ARB_ERR	XR_SLV_ERR	XPTXBUF0_ERR	XPCMDBUF_ERR	XPRXBUF0_ERR	MSTTXBUF0_ERR
7F	FCA::PCIERR12							
	MSTTXBUF1_ERR	MSTTXBUF2_ERR	MSTRXBUF0_ERR	PXRXBUF0_ERR	MSTRXBUF1_ERR	MSTRXBUF2_ERR	(Not used)	BRG_ERR

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘62’ : FCA CHK1B)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	DHUB::MPA_STS							
	(Not used)	(Not used)	FCA INT 4MP	DRR INT 4MP	(Not used)	(Not used)	FCA INT B 8/4MP	DRR INT B 8/4MP
2E	DHUB::MPA_STS							
	(Not used)	(Not used)	FCA CHK2 4MP	DRR CHK2 4MP	(Not used)	(Not used)	FCA CHK2 B 8/4MP	DRR CHK2 B 8/4MP
2F	DHUB::MPA_STS							
	(Not used)	(Not used)	FCA CHK1 B 4MP	DRR CHK1 B 4MP	PCI CHK1 B Q	PCI CHK1 B M	FCA CHK1 B 8/4MP	DRR CHK1 B 8/4MP
30	DHUB::MPA_STS							
	BSINT	CHK3 H SNMST	CHK3 H SNSLV	CHK1B FM	(Not used)	(Not used)	CHK1B XR	MPINT
31	FCA::FCA_CHK1B							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	bit00
32	FCA:: FCA_CHK1B							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	bit00

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 63/73 (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information	0
0F	SEMI-SYNC	RCU SIM	0	0	0	0	0	0
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP no. 2^1	SP no. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type = DKU87I/x‘EF8E’ : LDEV type = DKU86I)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 63/73 (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40		FREE AREA FORMAT No. ‘06’						
41		DHUB::DRSTATS						
	END_64	EXEC_64	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
42		DHUB::DRSTATS						
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_MICRO)	CHK2D (CHSN_CTL)	CHK2E (CNSN_DT)	CHK2F (TO/ABT)	CHK1B
43		DHUB::DRSTATS						
	POUSE	DSKTIMOUT	P0_ERRINT	P1_ERRINT	ST0_VALID	ST0_CRAB/ CMA ERR	ST1_VALID	ST1_CRAB/ CMA ERR
44		DHUB::DRSTATS						
	REV NO_#3	REV NO_#2	REV NO_#1	REV NO_#0	MP NO_#3	MP NO_#2	MP NO_#1	MP NO_#0
45		DHUB::DRSTATS						
	P0 ABT ERR	P0 ENT TO	P0 ACK TO	P0 ST TO	P1 ABT ERR	P1 ENT TO	P1 ACK TO	P1 ST TO
46		DHUB::DRSTATS						
	ABORT	YWING ERR	(Not used)	(Not used)	IMP-ERR Warning	ROSC-ERR Warning	PASWD-ERR	T64ERR
47		DHUB::DRERRB						
	XRSEQ_ENCERR (M)	XRSEQ(S) EQPER (M)	XRSEQ_DECERR (M)	XRSEQ(S) TERR (M)	XRSEQ_HWERR (M)	XRSEQ_ RDDTPER (M)	DTLCSEQ_ RDDTPER (M)	DTLCSEQ_ RDDTPER (S)
48		DHUB::DRERRB						
	XRSEQ_ENCERR (S)	XRSEQ (S) EQPER (S)	XRSEQ_DECERR (S)	XRSEQ(S) TERR (S)	XRSEQ_HWERR (S)	XRSEQ_ RDDTPER (S)	SQD0M_ RDDTPER (M)	SQD0M _ RDDTPER (S)
49		DHUB::DRERRB						
	XRSEQCMP _CMPERR	DCMDSEQ_ RDDTPER (M)	DCMDSEQ_ RDDTPER (S)	SQD4M_ RDDTPER (M)	SQD4M_ RDDTPER (S)	SQD4N_ RDDTPER (M)	SQD4N_ RDDTPER (S)	DBD2_ RDDTPER
4A		DHUB::DRERRB						
	SQDON_ RDDTPER (M)	SQDON_ RDDTPER (S)	SQD1_ RDDTPER (M)	SQD1_ RDDTPER (S)	SQD2_ RDDTPER (S)	SQD2_ RDDTPER (S)	SQD3_ RDDTPER (S)	SQD3_ RDDTPER (S)
4B		DHUB::DRERRB						
	SQDE0M_ RDDTPER (M)	SQDE0M_ RDDTPER (S)	SQDE0N_ RDDTPER (M)	SQDE0N_ RDDTPER (S)	DETDR_ RDDTPER	DETDR_ W/R_DTPER	C0_PLCNTRX_RDDTPER	C0_PLCNTTX_RDDTPER
4C		DHUB::DRERRB						
	S64T_ RDDTPER (M)	S64T_ RDDTPER (S)	DBD3_ RDDTPER	DBD4M_ RDDTPER	DBD4N_ RDDTPER	DBD1M_ RDDTPER	DBD1N_ RDDTPER	ACGEN_ RDDTPER
4D		DHUB::DRERRB						
	DBDE1N_ RDDTPER	DBDE1M_ RDDTPER	DBDE4N_ RDDTPER	DBDE4M_ RDDTPER	S64RCNT_ RDDTPER	RDADRCNTM_ DDTPER	RDADRCNTN_ RDDTPER	WTADRCNTM_ DDTPER
4E		DHUB::DRERRB						
	WTADRCNTN_ DDTPER	PLCNTD0M_ RDDTPER	PLCNTD0N_ RDDTPER	PLCNTD4M_ RDDTPER	PLCNTD4N_ RDDTPER	SBCNT1_ RDDTPER	SBCNT3_ RDDTPER	PLCNT5281_ RDDTPER
4F		DHUB::DRERRC						
	PLCNT5283_ RDDTPER	RPLRCCHK_ RDDTPER	ST0CHK_ RDPER	ST1CHK_ RDPER	WLACHK_ PDPER	WSLRCCHK_PDPER	LACHG_ PDPER	ADRCNT64_PDPER

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 63/73 (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	DHUB::DRERRC							
	FERDR_W/R_DTPER	FERDR_RDPER	ERMDR_W/R_DTPER	ERMDR_RDPER	DRMD0_PASSWORD	DRRERR_RDPER	DTCNT_RDPER	CMD64SEQ_HWERR(S)
51	DHUB::DRERRC							
	WADB0_ADR2PER	WADB0_ADR3PER	WADB0_WTPER	WADB0_RDPER	DRMD0_ADR2PER	DRMD0_ADR3PER	DRMD0_WTPER	DRMD0_RDPER
52	DHUB::DRERRC							
	(Not used)	WADB0_XRBCERR	WADB0_XRADRERR	XRSEQ_BLKACSER R_S	XRSEQ_BLKACSER R_M	WADB0_LMRDDTPER	PRM0_RDPER	PRM1_RDPER
53	DHUB::DRERRC							
	CMD64SEQ_HWERR (M)	CMD64SEQ_RDPER (M)	CMD64SEQ_ENCERR (S)	PRM64_WTPER	PRM64_RDPER	RDB0_DTPER	CMD64SEQ_SEQPER (M)	CMD64SEQ_DECERR (M)
54	DHUB::DRERRC							
	(Not used)	(Not used)	(Not used)	CMD64SEQ_SEQPER (S)	CMD64SEQCMP_CMPERR	CMD64SEQ_DECERR (S)	CMD64SEQ_ENCERR (M)	CMD64SEQ_RDPER (S)
55	DHUB::DRERRC							
	MSTSEQ_ENCERR (M)	MSTSEQ_SEQPER (M)	MSTSEQ_DECERR (M)	MSTSEQ_HWERR (M)	MSTSEQ_RDPER (M)	(Not used)	(Not used)	(Not used)
56	DHUB::DRERRC							
	DBD3X_RDPER	SQD3X_RDPER (M)	SQD3X_RDPER (S)	MSTSEQ_ENCERR (S)	MSTSEQ_SEQPER (S)	MSTSEQ_DECPER (S)	MSTSEQ_HWERR (S)	MSTSEQ_RDPER (S)
57	DHUB::DRERRD							
	C0_STTCNT_RDDTPER	C0_WAITCNT_RDDTPER	C0_ACKTCNT_RDDTPER	C0_ENTTCNT_RDDTPER	C0_CHABT_RDDTPER (M)	C0_CHABT_RDDTPER (S)	C0_RXSEQ_RDDTPER (M)	C0_RXSEQ_RDDTPER (S)
58	DHUB::DRERRD							
	C0_SQP3_RDDTPER (M)	C0_SQP3_RDDTPER (S)	C0_TXSEQ_RDDTPER (M)	C0_TXSEQ_RDDTPER (S)	C0_TXXSEQ_RDDTPER (M)	C0_TXXSEQ_RDDTPER (S)	C0_TOKEICNT_RDDTPER	C0_DBP0_RDDTPER
59	DHUB::DRERRD							
	C1_STTCNT_RDDTPER	C1_WAITCNT_RDDTPER	C1_ACKTCNT_RDDTPER	C1_ENTTCNT_RDDTPER	C1_CHABT_RDDTPER (M)	C1_CHABT_RDDTPER (S)	C1_RXSEQ_RDDTPER (M)	C1_RXSEQ_RDDTPER (S)
5A	DHUB::DRERRD							
	C1_SQP3_RDDTPER (M)	C1_SQP3_RDDTPER (S)	C1_TXSEQ_RDDTPER (M)	C1_TXSEQ_RDDTPER (S)	C1_TXXSEQ_RDDTPER (M)	C1_TXXSEQ_RDDTPER (S)	C1_TOKEICNT_RDDTPER	C1_DBP0_RDDTPER
5B	DHUB::DRERRD							
	FERP0_FERDTPER	FERP1_FERDTPER	C1_DBP3_RDDTPER	C1_DBP4_RDDTPER	C1_DBP1_RDDTPER	C0_DBP3_RDDTPER	C0_DBP4_RDDTPER	C0_DBP1_RDDTPER
5C	DHUB::DRERRD							
	P0MD0_WTDTPER (S)	P1MD0_WTDTPER (S)	P0MD0_RDDTPER	P0MD0_ADR2PER	P0MD0_ADR3PER	P1MD0_RDDTPER	P1MD0_ADR2PER	P1MD0_ADR3PER
5D	DHUB::DRERRD							
	FERP0_RDDTPER	FERP1_RDDTPER	XRABT_DECERR (S)	XRABT_ENCERR (S)	XRABT_GNTERR (S)	XRABT_HWERR (S)	XRABT (S) EQPER (S)	XRABT_RDDTPER (S)
5E	DHUB::DRERRD							
	TDTCNT_RDDTPER	(Not used)	XRABT_DECERR (M)	XRABT_ENCERR (M)	XRABT_GNTERR (M)	XRABT_HWERR (M)	XRABT(S) EQPER (M)	XRABT_RDDTPER (M)
5F	DHUB::DRERRE							
	FERDT_RDDTPER	ERMDT_RDDTPER	DETDT_RDDTPER	DBFE1_RDDTPER	DBF0_RDDTPER	DBF1_RDDTPER	DBFE3_RDDTPER	DBF3_RDDTPER

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 63/73 (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60	DHUB::DRERRE							
	DBF4_ RDDTPER	DBF5_ RDDTPER	SQF0_ RDDTPER (M)	SQF0_ RDDTPER (S)	SQF1_ RDDTPER (M)	SQF1_ RDDTPER (S)	SQF2_ RDDTPER (M)	SQF2_ RDDTPER (S)
61	DHUB::DRERRE							
	SQF3_ RDDTPER (M)	SQF3_ RDDTPER (S)	SQF4_ RDDTPER (M)	SQF4_ RDDTPER (S)	SQF5_ RDDTPER (M)	SQF5_ RDDTPER (S)	SQFE2_ RDDTPER (M)	SQFE2_ RDDTPER (S)
62	DHUB::DRERRE							
	WDTCHK_R DDTPER	RDTCHK_ RDDTPER	DTMD0_ ADR2PER	DTMD0_ ADR3PER	DTMD0_ RDDTPER	DTMD0_ WTDTPER (S)	SQF6 RDDTPER (M)	SQF6 RDDTPER (S)
63	DHUB::DRERRE							
	RXACFF_ RDDTPER	ADRCNTF_ RDDTPER	PLCNTF0_ RDDTPER	PLCNTF4_ RDDTPER	PLCNTF5_ RDDTPER	ST0CHKF_ RDDTPER	ST1CHKF_ RDDTPER	TSLRCCHK _RDDTPER
64	DHUB::DRERRE							
	DB1M_C1_ CRCTERR	DB1M_C1_ UCRCTERR	DB1M_C1_ ADRERR	DB1M_C1_ ECCERR	DB1N_C1_ CRCTERR	DB1N_C1_ UCRCTERR	DB1N_C1_ ADRERR	DB1N_C1_ ECCERR
65	DHUB::DRERRE							
	DBF3_C1_ ECCERR	(Not used)	(Not used)	C1_DSKCNT RDDTPER	C0_DSKCNT _RDDTPER	PCICHK1B_ MONI	YWINGERR _MONI	QDTACHK1 B_ MONI
66	DHUB::DRERRE							
	C1_ PLCNTRX_ RDDTPER	C1_ PLCNTTX_ RDDTPER	(Not used)	(Not used)	(Not used)	DBF3_C1_ CRCTERR	DBF3_C1_ UCRCTERR	DBF3_C1_ ADRERR
67								
	(Not used)							
68								
	(Not used)							
69								
	(Not used)							
6A								
	(Not used)							
6B								
	(Not used)							
6C								
	(Not used)							
6D								
	(Not used)							
6E								
	(Not used)							
6F								
	(Not used)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 63/73 (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70								
	(Not used)							
71								
	(Not used)							
72								
	(Not used)							
73								
	(Not used)							
74								
	(Not used)							
75								
	(Not used)							
76								
	(Not used)							
77								
	(Not used)							
78								
	(Not used)							
79								
	(Not used)							
7A								
	(Not used)							
7B								
	(Not used)							
7C	DHUB::PCIERR0/1							
	TXPE	PERR_OUT	SERR_OUT	SERR_IN	PERR_IN	RXPE	TGTABT	MSTABT
7D	DHUB::PCIERR0/1							
	TGTRXBUF1_ERR	TGTRXBUF2_ERR	TGTSEQ_ERR	TGTTXBUF0_ERR	TGTTXBUF1_ERR	XR_MSTSEQ_ERR	TGTTXBUF0_ERR	PXRXBUF0_ERR
7E	DHUB::PCIERR0/1							
	MSTSEQ_ERR	RETRY_OVR	XR_ARB_ERR	XR_SLV_ERR	XPTXBUF0_ERR	XPCMDBUF_ERR	XPRXBUF0_ERR	MSTTXBUF0_ERR
7F	DHUB::PCIERR0/1							
	MSTTXBUF1_ERR	MSTTXBUF2_ERR	MSTRXBUF0_ERR	PXRXBUF0_ERR	MSTRXBUF1_ERR	MSTRXBUF2_ERR	(Not used)	BRG_ERR

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘63’ : QDTA CHK1B)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2C	DHUB::MPA_STS							
	(Not used)	(Not used)	FCA INT B 8/4MP	DRR INTB 8/4MP	(Not used)	(Not used)	FCA CHK2 4MP	DRR CHK2 4MP
2D	DHUB::QDTA_DRMODEO							
	TREND_EREN	DRRCHK1B_EREN	PCICHK1B_EREN	YER_EREN	(Not used)	DRBACS2	DRBACS1	DRBACS0
2E	DHUB::QDTA_DRSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C(DRR_MICRO)	CHK2D(CHSN_CTL)	CHK2E (CNSN_DT)	CHK2F (TO/ABT)	CHK1B
2F	DHUB::QDTA_DRSTATS							
	REV NO_#3	REV NO_#2	REV NO_#1	REV NO_#0	MP NO#3	MP NO#2	MP NO#1	MP NO#0
30	DHUB::QDTA_DRSTATS							
	ABORT	YWING_ERR	(Not used)	(Not used)	IMP-ERR Warning	ROSC-ERR Warning	PASWD-ERR	T64ERR
31	DHUB::QDTA_DRERRC							
	SQDEOM_RDDTPER(M)	SQDEOM_RDDTPER(S)	SQDEON_RDDTPER(M)	SQDEON_RDDTPER(S)	DETDR_RDDTPER	DETDR_W/R_DTPER	CO_PLCNTRX_RDDTPER	CO_PLCNTTX_RDDTPER
32	DHUB::QDTA_DRERRE							
	DBF3_C1_ECCERR	(Not used)	(Not used)	C1_DSKCNT_RDDTPER	C0_SKCNT_RDDTPER	PCICHK1B_MONI	YWINGERR_MONI	QDTACHK1B_MONI

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘73’ : QDTA-MICRO CHK1B)							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2C	DHUB::MPA_STS							
	(Not used)	(Not used)	FCA INT B 8/4MP	DRR INT B 8/4MP	(Not used)	(Not used)	FCA CHK2 4MP	DRR CHK2 4MP
2D	DHUB::QDTA_DRMODEO							
	TREND_EREN	DRRCHK1B_EREN	PCICHK1B_EREN	YER_EREN	(Not used)	DRBACS2	DRBACS1	DRBACS0
2E	DHUB::QDTA_DRSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C(DRR_MICRO)	CHK2D(CHSN_CTL)	CHK2E (CNSN_DT)	CHK2F (TO/ABT)	CHK1B
2F	DHUB::QDTA_DRSTATS							
	REV NO_#3	REV NO_#2	REV NO_#1	REV NO_#0	MP NO#3	MP NO#2	MP NO#1	MP NO#0
30	DHUB::QDTA_DRSTATS							
	ABORT	YWING_ERR	(Not used)	(Not used)	IMP-ERR Warning	ROSC-ERR Warning	PASWD-ERR	T64ERR
31	DHUB::QDTA_DRERRC							
	(Not used)	WADBO_XRBCERR	WADBO_XRADRERR	XRSEQ_BLKACSERR_S	XRSEQ_BLKACSERR_M	WADBO_LMRDDTPER	PRM0_RDPER	PRM1_RDPER
32	DHUB::QDTA_DRERRC							
	CMD64SEQ_HWERR (M)	CMD64SEQ_RDPER (M)	CMD64SEQ_ENCERR (S)	PRM64_WTPER	PRM64_RDPER	RDBO_DTPER	CMD64SEQ_SEQPER (M)	CMD64SEQ_DECERR (M)

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 64/65/74/75 (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP no. 2^1	SP no. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type = DKU87I/x‘EF8E’ : LDEV type = DKU86I)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 64/65/74/75 (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40	FREE AREA FORMAT No. '07'							
41	DHUB/FCA::PCI0(1)_ERR0R0							
	TXADPE0	TXADPE1	TXADPE2	TXADPE3	TXADPE4	TXADPE5	TXADPE6	TXADPE7
42	DHUB/FCA::PCI0(1)_ERR0R0							
	(Not used)	PERR	SERR	(Not used)	(Not used)	PERR	PCI64PE	PCIPE
43	DHUB/FCA::PCI0(1)_ERR0R0							
	RXADRPEH0	RXADRPEH1	RXADRPEH2	RXADRPEH3	RXADRPEL0	RXADRPEL1	RXADRPEL2	RXADRPEL3
44	DHUB/FCA::PCI0(1)_ERR0R0							
	(Not used)	ATR1PE0	ATR1PE1	ATR1PE2	ATR1PE3	BLKACSPE	ATROPE	RXCMDPE
45	DHUB/FCA::PCI0(1)_ERR0R1							
	OUT ADRCPE0	OUT ADRCPE1	OUT CNTPE0	OUT CNTPE1	IN ADRCNTPE0	IN ADRCNTPE1	IWCPE0	IWCPE1
46	DHUB/FCA::PCI0(1)_ERR0R1							
	(Not used)	EQLSTCPE	OV1PE	OV4PE	DETIWCPE	(Not used)	OUT ADROVRN	IN ADROVRN
47	DHUB/FCA::PCI0(1)_ERR0R1							
	(Not used)	TIMCNTPE0	TIMCNTPE1	TIMCNTPE2	TIMOVR1	TIMOVR0	PTSQCMPER	SELBCPE
48	DHUB/FCA::PCI0(1)_ERR0R1							
	TGTABT1	TGTABT0	(Not used)	XLASTDPE	DCNTPE0	DCNTPE1	SEQPE1	SEQPE0
49	DHUB/FCA::PCI0(1)_ERR0R2							
	OUT ADRCPE0	OUT ADRCPE1	OUT CNTPE0	OUT CNTPE1	IN ADRCNTPE0	IN ADRCNTPE1	IWCPE0	IWCPE1
4A	DHUB/FCA::PCI0(1)_ERR0R2							
	SQCMPERR	(Not used)	OVCMPERR	OVNCMPERR	DETIWCUPPE	(Not used)	OUTADROVRN	INADROVRN
4B	DHUB/FCA::PCI0(1)_ERR0R2							
	OUT POINTPE	IN POINTPE	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4C	DHUB/FCA::PCI0(1)_ERR0R2							
	(Not used)	SEQ CMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
4D	DHUB/FCA::PCI0(1)_ERR0R3							
	SETERR1	SETERR0	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
4E	DHUB/FCA::PCI0(1)_ERR0R3							
	SEQ CMPERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4F	DHUB/FCA::PCI0(1)_ERR0R3							
	(Not used)	TGTTXHUNCR	TGTTXHADER	TGTTXHECCHDE	(Not used)	TGTTXLUNCR	TGTTXHLADER	TGTTXLECCHDE

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 64/65/74/75 (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	DHUB/FCA::PCI0(1)_ERR0R3							
	TXDTHPE0	TXDTHPE1	TXDTHPE2	TXDTHPE3	TXDTLPE0	TXDTLPE1	TXDTLPE2	TXDTLPE3
51	DHUB/FCA::PCI0(1)_ERR0R4							
	(Not used)	(Not used)	(Not used)	(Not used)	RTR YCNTPE	DWCNTPE	DCNTPE0	DCNTPE1
52	DHUB/FCA::PCI0(1)_ERR0R4							
	LASTP8EV	LAST2P8EV	LAST3P8EV	LAST4P8EV	NLASTDT	LASTDT	LAST1WDE	RTRY CNTOVPE
53	DHUB/FCA::PCI0(1)_ERR0R4							
	LASTP4	LAST2P4	LAST3P4	LAST4P4	(Not used)	(Not used)	(Not used)	(Not used)
54	DHUB/FCA::PCI0(1)_ERR0R4							
	(Not used)	(Not used)	(Not used)	(Not used)	OUT POINTPE	IN POINTPE	TXBEPE	TXBELPE
55	DHUB/FCA:: PCI0(1)_ERR0R5							
	(Not used)	(Not used)	(Not used)	CMDERR1	CMDERR0	SEQPE1	SEQPE0	SEQ CMPERR
56	DHUB/FCA::PCI0(1)_ERR0R5							
	SDISCT1	SDISCT0	TGTABT1	TGTABT0	MSTABT1	MSTABT0	RTRY OVER1	RTRY OVER0
57	DHUB/FCA::PCI0(1)_ERR0R5							
	(Not used)	SEQ CMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
58	DHUB/FCA:: PCI0(1)_ERR0R5							
	ARBENERR1	ARBERR1	DECERR1	ENCERR1	ARBENERR0	ARBERR0	DECERR0	ENCERR0
59	DHUB/FCA::PCI0(1)_ERR0R6							
	SEQ CMPERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5A	DHUB/FCA::PCI0(1)_ERR0R6							
	SEQ CMPERR	CMDERR0	ORERR0	URERR0	PCIERR0	SEQPERR0	DECERR0	ENCERR0
5B	DHUB/FCA::PCI0(1)_ERR0R6							
	(Not used)	CMDERR0	ORERR0	URERR0	PCIERR0	SEQPERR0	DECERR0	ENCERR0
5C	DHUB/FCA::PCI0(1)_ERR0R6							
	(Not used)	(Not used)	XFPCIERR	XEPCIERR	XDPCIERR	XCPCIERR	XBPCIERR	XAPCIERR
5D	DHUB/FCA::PCI0(1)_ERR0R7							
	(Not used)	(Not used)	(Not used)	(Not used)	OUTPOINTPE	INPOINTPE	TXBEHPE	TXBELPE
5E	DHUB/FCA::PCI12_ERR0R7							
	TXDTHPE0	TXDTHPE1	TXDTHPE2	TXDTHPE3	TXDTLPE0	TXDTLPE1	TXDTLPE2	TXDTLPE3
5F	DHUB/FCA::PCI0(1)_ERR0R7							
	(Not used)	(Not used)	(Not used)	CLASTPER	NLASTPER	SELBCPER	XBCNTPE0	XBCNTPE1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 64/65/74/75 (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60	DHUB/FCA::PCI0(1)_ERR0R7							
	(Not used)	(Not used)	(Not used)	(Not used)	OUT POINTPE	INPOINTPE	TXBEHPE	TXBELPE
61	DHUB/FCA::PCI0(1)_ERR0R8							
	TXDTHPE0	TXDTHPE1	TXDTHPE2	TXDTHPE3	TXDTLPE0	TXDTLPE1	TXDTLPE2	TXDTLPE3
62	DHUB/FCA::PCI0(1)_ERR0R8							
	SEQ CMPERR	(Not used)	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
63	DHUB/FCA::PCI0(1)_ERR0R8							
	ADRCNTPE0	ADRCNTPE1	ADRCNTPE2	ADRCNTPE3	ADRCNTPE4	ADRCNTPE5	ADRCNTPE6	ADRCNTPE7
64	DHUB/FCA::PCI0(1)_ERR0R8							
	(Not used)	(Not used)	(Not used)	(Not used)	BURSTPER0	BURSTPER1	BCNTPER0	BCNTPER1
65	DHUB/FCA::PCI0(1)_ERR0R9							
	OUT ADRCPE0	OUT ADRCPE1	OUT CNTPE0	OUT CNTPE1	IN ADRCNTPE0	IN ADRCNTPE1	IWCPE0	IWCPE1
66	DHUB/FCA::PCI0(1)_ERR0R9							
	(Not used)	OV32PER	OV2PER	SOOV4PER	DETIWCPER	BRDYPER	OUTADROVRN	INADROVRN
67	DHUB/FCA::PCI0(1)_ERR0R9							
	SEQ CMPERR	(Not used)						
68	DHUB/FCA::PCI0(1)_ERR0R10							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	OUTPOINPER	INPOINTPER
69	DHUB/FCA::PCI0(1)_ERR0R10							
	(Not used)	SEQCMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
6A	DHUB/FCA::PCI0(1)_ERR0R10							
	(Not used)	(Not used)	(Not used)	(Not used)	OUTSERR	OUTMPERR	PCI64PE	PCIPE
6B	DHUB/FCA::PCI0(1)_ERR0R10							
	(Not used)	SEQCMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
6C	DHUB/FCA::PCI12_ERR0R11							
	OUT ADRCPE0	OUT ADRCPE1	OUT CNTPE0	OUT CNTPE1	IN ADRCNTPE0	IN ADRCNTPE1	IWCPE0	IWCPE1
6D	DHUB/FCA::PCI0(1)_ERR0R11							
	(Not used)	EQLSTCNTPE	OV1PER	OV4PER	DETIWCUPPER	(Not used)	OUT ADROVRN	IN ADROVRN
6E	DHUB/FCA::PCI0(1)_ERR0R11							
	(Not used)	MSTRXHUNCR	MSTRXHADER	MSTRXHECCHDE	(Not used)	MSTRXLUNCR	MSTRXLADER	MSTRXLECCHDE
6F	DHUB/FCA::PCI0(1)_ERR0R11							
	(Not used)	TGTRXHUNCR	TGTRXHADER	TGTRXHECCHDE	(Not used)	TGTRXLUNCR	TGTRXLADER	TGTRXLECCHDE

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 64/65/74/75 (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70	DHUB/FCA::PCI0(1)_ERR0R12							
	(Not used)	SEQ CMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
71	DHUB/FCA::PCI0(1)_ERR0R12							
	(Not used)	(Not used)	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
72	DHUB/FCA::PCI0(1)_ERR0R12							
	(Not used)	SEQ CMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
73	DHUB/FCA::PCI0(1)_ERR0R12							
	(Not used)	(Not used)	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
74	DHUB/FCA::BRGERR							
	BARB_ SEQPER	BARB_ DECERR	BARB_ ENCERR	BARB_CMP ERR	BRGBUFA_ OPTPE	BRGBUFA_ IPTPE	BRGBUFB_ OPTPE	BRGBUFB_ IPTPE
75	DHUB/FCA::BRGERR							
	BRGSEQA_ CMDERR	BRGSEQA_ SEQPE	BRGSEQA_ DECERR	BRGSEQA_ ENCERR	BRGSEQA_ CMPERR	BRGERRA_ NLASTPE	BRGERRA_ SELBCPE	BRGERRA_ BCNTPE
76	DHUB/FCA::BRGERR							
	BRGSEQB_ CMDERR	BRGSEQB_ SEQPE	BRGSEQB_ DECERR	BRGSEQB_ ENCERR	BRGSEQB_ CMPERR	BRGERRB_ NLASTPE	BRGERRB_ SELBCPE	BRGERRB_ BCNTPE
77	DHUB/FCA::BRGERR							
	XTRXDB_ IPPE	XTRXDB_ OPPE	XTSQ_ENCD ECERR	XTSQ_ SEQPE	XTTXDB_ IPPE	XTTXDB_ OPPE	XTTXB_ IPPE	XTTXB_ OPPE
78	DHUB/FCA::PCI0(1)_CK1TLOG0							
	CK1TADR63	CK1TADR62	CK1TADR61	CK1TADR60	CK1TADR59	CK1TADR58	CK1TADR57	CK1TADR56
79	DHUB/FCA::PCI0(1)_CK1TLOG0							
	CK1TADR55	CK1TADR54	CK1TADR53	CK1TADR52	CK1TADR51	CK1TADR50	CK1TADR49	CK1TADR48
7A	DHUB/FCA::PCI0(1)_CK1TLOG0							
	CK1TADR47	CK1TADR46	CK1TADR45	CK1TADR44	CK1TADR43	CK1TADR42	CK1TADR41	CK1TADR40
7B	DHUB/FCA::PCI0(1)_CK1TLOG0							
	CK1TADR39	CK1TADR38	CK1TADR37	CK1TADR36	CK1TADR35	CK1TADR34	CK1TADR33	CK1TADR32
7C	DHUB/FCA::PCI0(1)_CK1TLOG1							
	CK1TADR31	CK1TADR30	CK1TADR29	CK1TADR28	CK1TADR27	CK1TADR26	CK1TADR25	CK1TADR24
7D	DHUB/FCA::PCI0(1)_CK1TLOG1							
	CK1TADR23	CK1TADR22	CK1TADR21	CK1TADR20	CK1TADR19	CK1TADR18	CK1TADR17	CK1TADR16
7E	DHUB/FCA::PCI0(1)_CK1TLOG1							
	CK1TADR15	CK1TADR14	CK1TADR13	CK1TADR12	CK1TADR11	CK1TADR10	CK1TADR09	CK1TADR08
7F	DHUB/FCA::PCI0(1)_CK1TLOG1							
	CK1TADR07	CK1TADR06	CK1TADR05	CK1TADR04	CK1TADR03	CK1TADR02	CK1TADR01	CK1TADR00

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘64’ : PCI_CHK1B(DHUB))							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	DHUB::MPA_STS							
	(Not used)	(Not used)	FCA CHK1 B 4MP	DRR CHK1 B 4MP	PCI CHK1 B Q	PCI CHK1 B M	FCA CHK1 B 8/4MP	DRR CHK1 B 8/4MP
2E	DHUB::MPA_STS							
	BSINT	CHK3 H SNMST	CHK3 H SNSLV	CHK1B FM	(Not used)	(Not used)	CHK1B XR	MPINT
2F	Y-Wing::SERR Status/PCI Error Status							
	SS	SS	SS	RCO	SCCO	USC	SCD	RSCE
30	Y-Wing::PCI Error Status							
	DCD	DAP	DDP	STA	RFU	DMDP	RTA	RMA
31	Y-Wing::OnChipBus Error Status							
	OPE	RFU	RFU	BL64E	BL32E	BL16E	BL8E	BL4E
32	Y-Wing::OnChipBus Error Status							
	RFU			RCOE	DNDE	BEE	RFU	

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘65’ : PCI_CHK1B(FCA))							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	DHUB::MPA_STS							
	(Not used)	(Not used)	FCA CHK1 B 4MP	DRR CHK1 B 4MP	PCI CHK1 B Q	PCI CHK1 B M	FCA CHK1 B 8/4MP	DRR CHK1 B 8/4MP
2E	DHUB::MPA_STS							
	BSINT	CHK3 H SNMST	CHK3 H SNSLV	CHK1B FM	(Not used)	(Not used)	CHK1B XR	MPINT
2F	Y-Wing::SERR Status/PCI Error Status							
	SS	SS	SS	RCO	SCCO	USC	SCD	RSCE
30	Y-Wing::PCI Error Status							
	DCD	DAP	DDP	STA	RFU	DMDP	RTA	RMA
31	Y-Wing::OnChipBus Error Status							
	OPE	RFU	RFU	BL64E	BL32E	BL16E	BL8E	BL4E
32	Y-Wing::OnChipBus Error Status							
	RFU			RCOE	DNDE	BEE	RFU	

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘74’ : PCI_CHK1B(DHUB))							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	DHUB::MPA_STS							
	(Not used)	(Not used)	FCA CHK1 B 4MP	DRR CHK1 B 4MP	PCI CHK1 B Q	PCI CHK1 B M	FCA CHK1 B 8/4MP	DRR CHK1 B 8/4MP
2E	DHUB::MPA_STS							
	BSINT	CHK3 H SNMST	CHK3 H SNSLV	CHK1B FM	(Not used)	(Not used)	CHK1B XR	MPINT
2F	Y-Wing::SERR Status/PCI Error Status							
	SS	SS	SS	RCO	SCCO	USC	SCD	RSCE
30	Y-Wing::PCI Error Status							
	DCD	DAP	DDP	STA	RFU	DMDP	RTA	RMA
31	Y-Wing::OnChipBus Error Status							
	OPE	RFU	RFU	BL64E	BL32E	BL16E	BL8E	BL4E
32	Y-Wing::OnChipBus Error Status							
	RFU			RCOE	DNDE	BEE	RFU	

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘75’ : PCI_CHK1B(FCA))							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	DHUB::MPA_STS							
	(Not used)	(Not used)	FCA CHK1 B 4MP	DRR CHK1 B 4MP	PCI CHK1 B Q	PCI CHK1 B M	FCA CHK1 B 8/4MP	DRR CHK1 B 8/4MP
2E	DHUB::MPA_STS							
	BSINT	CHK3 H SNMST	CHK3 H SNSLV	CHK1B FM	(Not used)	(Not used)	CHK1B XR	MPINT
2F	Y-Wing::SERR Status/PCI Error Status							
	SS	SS	SS	RCO	SCCO	USC	SCD	RSCE
30	Y-Wing::PCI Error Status							
	DCD	DAP	DDP	STA	RFU	DMDP	RTA	RMA
31	Y-Wing::OnChipBus Error Status							
	OPE	RFU	RFU	BL64E	BL32E	BL16E	BL8E	BL4E
32	Y-Wing::OnChipBus Error Status							
	RFU			RCOE	DNDE	BEE	RFU	

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 66/76 (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP no. 2^1	SP no. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type = DKU87I/x‘EF8E’ : LDEV type = DKU86I)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 66/76 (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40	FREE AREA FORMAT No. ‘08’							
41	FCA:PCI10_ERR0R0							
	TXADPE0	TXADPE1	TXADPE2	TXADPE3	TXADPE4	TXADPE5	TXADPE6	TXADPE7
42	FCA::PCI10_ERR0R0							
	(Not used)	PERR	SERR	(Not used)	(Not used)	PERR	PCI64PE	PCIPE
43	FCA::PCI12_ERR0R0							
	RXA DRPEH0	RXA DRPEH1	RXA DRPEH2	RXA DRPEH3	RXA DRPEL0	RXA DRPEL1	RXA DRPEL2	RXA DRPEL3
44	FCA::PCI12_ERR0R0							
	(Not used)	ATR1PE0	ATR1PE1	ATR1PE2	ATR1PE3	BLKACSPE	ATROPE	RXCMDPE
45	FCA:: PCI12_ERR0R1							
	OUT ADRCPE0	OUT ADRCPE1	OUT CNTPE0	OUT CNTPE1	IN ADRCNTPE0	IN ADRCNTPE1	IWCPE0	IWCPE1
46	FCA::PCI12_ERR0R1							
	(Not used)	EQLSTCPE	OV1PE	OV4PE	DETIWCPE	(Not used)	OUT ADROVRN	IN ADROVRN
47	FCA::PCI10_ERR0R1							
	(Not used)	TIMCNTPE0	TIMCNTPE1	TIMCNTPE2	TIMOVR1	TIMOVR0	PTSQCMPER	SELBCPE
48	FCA::PCI10_ERR0R1							
	TGTABT1	TGTABT0	(Not used)	XLASTDPE	DCNTPE0	DCNTPE1	SEQPE1	SEQPE0
49	FCA::PCI12_ERR0R2							
	OUT ADRCPE0	OUT ADRCPE1	OUT CNTPE0	OUT CNTPE1	IN ADRCNTPE0	IN ADRCNTPE1	IWCPE0	IWCPE1
4A	FCA::PCI12_ERR0R2							
	SQCMPERR	(Not used)	OVCMPERR	OVNCMPERR	DETIWCUPPE	(Not used)	OUT ADROVRN	INA DROVRN
4B	FCA::PCI10_ERR0R2							
	OUT POINTPE	IN POINTPE	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4C	FCA::PCI10_ERR0R2							
	(Not used)	SEQ CMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
4D	FCA::PCI12_ERR0R3							
	SETERR1	SETERR0	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
4E	FCA::PCI12_ERR0R3							
	SEQ CMPERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4F	FCA::PCI12_ERR0R3							
	(Not used)	TGTTX HUNCR	TGTTX HADER	TGTTX HECCHDE	(Not used)	TGTTX LUNCR	TGTTX HLADER	TGTTX LECCHDE

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 66/76 (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	FCA::PCI12_ERR0R3							
	TXDTHPE0	TXDTHPE1	TXDTHPE2	TXDTHPE3	TXDTLPE0	TXDTLPE1	TXDTLPE2	TXDTLPE3
51	FCA::PCI10_ERR0R4							
	(Not used)	(Not used)	(Not used)	(Not used)	RTRYCNTPE	DWCNTPE	DCNTPE0	DCNTPE1
52	FCA::PCI10_ERR0R4							
	LASTP8EV	LAST2P8EV	LAST3P8EV	LAST4P8EV	NLASTDT	LASTDT	LAST1WDE	RTRYCNTOVPE
53	FCA::PCI10_ERR0R4							
	LASTP4	LAST2P4	LAST3P4	LAST4P4	(Not used)	(Not used)	(Not used)	(Not used)
54	FCA::PCI12_ERR0R4							
	(Not used)	(Not used)	(Not used)	(Not used)	OUT POINTPE	INP OINTPE	TXBEPE	TXBELPE
55	FCA::PCI10_ERR0R5							
	(Not used)	(Not used)	(Not used)	CMDERR1	CMDERR0	SEQPE1	SEQPE0	SEQ CMPERR
56	FCA::PCI10_ERR0R5							
	SDISCT1	SDISCT0	TGTABT1	TGTABT0	MSTABT1	MSTABT0	RTRY OVER1	RTRY OVER0
57	FCA::PCI10_ERR0R5							
	(Not used)	SEQ CMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
58	FCA::PCI12_ERR0R5							
	ARBENERR1	ARBERR1	DECERR1	ENCERR1	ARBENERR0	ARBERR0	DECERR0	ENCERR0
59	FCA::PCI12_ERR0R6							
	SEQCMPERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5A	FCA::PCI12_ERR0R6							
	SEQ CMPERR	CMDERR0	ORERR0	URERR0	PCIERR0	SEQPERR0	DECERR0	ENCERR0
5B	FCA::PCI12_ERR0R6							
	(Not used)	CMDERR0	ORERR0	URERR0	PCIERR0	SEQPERR0	DECERR0	ENCERR0
5C	FCA::PCI12_ERR0R6							
	(Not used)	(Not used)	XFPCIERR	XEPCIERR	XDPCIERR	XCPCIERR	XBPCIERR	XAPCIERR
5D	FCA::PCI12_ERR0R7							
	(Not used)	(Not used)	(Not used)	(Not used)	OUT POINTPE	IN POINTPE	TXBEHPE	TXBELPE
5E	FCA::PCI12_ERR0R7							
	TXDTHPE0	TXDTHPE1	TXDTHPE2	TXDTHPE3	TXDTLPE0	TXDTLPE1	TXDTLPE2	TXDTLPE3
5F	FCA::PCI12_ERR0R7							
	(Not used)	(Not used)	(Not used)	CLASTPER	NLASTPER	SELBCPER	XBCNTPE0	XBCNTPE1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 66/76 (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60	FCA::PCI12_ERR0R7							
	(Not used)	(Not used)	(Not used)	(Not used)	OUT POINTPE	IN POINTPE	TXBEHPE	TXBELPE
61	FCA::PCI12_ERR0R8							
	TXDTHPE0	TXDTHPE1	TXDTHPE2	TXDTHPE3	TXDTLPE0	TXDTLPE1	TXDTLPE2	TXDTLPE3
62	FCA::PCI12_ERR0R8							
	SEQ CMPERR	(Not used)	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
63	FCA::PCI12_ERR0R8							
	ADRCNTPE0	ADRCNTPE1	ADRCNTPE2	ADRCNTPE3	ADRCNTPE4	ADRCNTPE5	ADRCNTPE6	ADRCNTPE7
64	FCA::PCI12_ERR0R8							
	(Not used)	(Not used)	(Not used)	(Not used)	BURSTPER0	BURSTPER1	BCNTPER0	BCNTPER1
65	FCA::PCI12_ERR0R9							
	OUT ADRCPE0	OUT ADRCPE1	OUT CNTPE0	OUT CNTPE1	IN ADRCNTPE0	IN ADRCNTPE1	IWCPE0	IWCPE1
66	FCA::PCI12_ERR0R9							
	(Not used)	OV32PER	OV2PER	SOOV4PER	DETIWCPER	BRDYPER	OUTADROVRN	INADROVRN
67	FCA::PCI12_ERR0R9							
	SEQ CMPERR	(Not used)						
68	FCA::PCI10_ERR0R10							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	OUT POINPER	IN POINTPER
69	FCA::PCI10_ERR0R10							
	(Not used)	SEQ CMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
6A	FCA::PCI10_ERR0R10							
	(Not used)	(Not used)	(Not used)	(Not used)	OUTSERR	OUTMPERR	PCI64PE	PCIPE
6B	FCA::PCI12_ERR0R10							
	(Not used)	SEQCMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
6C	FCA::PCI12_ERR0R11							
	OUT ADRCPE0	OUT ADRCPE1	OUTCNTPE0	OUTCNTPE1	IN ADRCNTPE0	IN ADRCNTPE1	IWCPE0	IWCPE1
6D	FCA::PCI12_ERR0R11							
	(Not used)	EQLSTCNTPE	OV1PER	OV4PER	DETIWCUPPER	(Not used)	OUTADROVRN	INADROVRN
6E	FCA::PCI12_ERR0R11							
	(Not used)	MSTRXHUNCR	MSTRXHADER	MSTRXHECCHDE	(Not used)	MSTRXLUNCR	MSTRXLADER	MSTRXLECCHDE
6F	FCA::PCI12_ERR0R11							
	(Not used)	TGTRXHUNCR	TGTRXHADER	TGTRXHECCHDE	(Not used)	TGTRXLUNCR	TGTRXLADER	TGTRXLECCHDE

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 66/76 (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70	FCA::PCI12_ERR0R12							
	(Not used)	SEQ CMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
71	FCA::PCI12_ERR0R12							
	(Not used)	(Not used)	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
72	FCA::PCI12_ERR0R12							
	(Not used)	SEQ CMPERR	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
73	FCA::PCI12_ERR0R12							
	(Not used)	(Not used)	SEQPE1	SEQPE0	DECERR1	DECERR0	ENCERR1	ENCERR0
74	FCA::BRGERR							
	BARB_SEQPER	BARB_DECERR	BARB_ENCERR	BARB_CMPERR	BRGBUFA_OPTPE	BRGBUFA_IPTPE	BRGBUFB_OPTPE	BRGBUFB_IPTPE
75	FCA::BRGERR							
	BRGSEQA_CMDERR	BRGSEQA_SEQPE	BRGSEQA_DECERR	BRGSEQA_ENCERR	BRGSEQA_CMPERR	BRGERRA_NLASTPE	BRGERRA_SELBCPE	BRGERRA_BCNTPE
76	FCA::BRGERR							
	BRGSEQB_CMDERR	BRGSEQB_SEQPE	BRGSEQB_DECERR	BRGSEQB_ENCERR	BRGSEQB_CMPERR	BRGERRB_NLASTPE	BRGERRB_SELBCPE	BRGERRB_BCNTPE
77	FCA::BRGERR							
	XTRXDB_IPPE	XTRXDB_OPPE	XTSQ_ENCDECERR	XTSQ_SEQPE	XTTXDB_IPPE	XTTXDB_OPPE	XTTXB_IPPE	XTTXB_OPPE
78	FCA::PCIERR0							
	TXPE	PERR_OUT	SERR_OUT	SERR_IN	PERR_IN	RXPE	TGTABT	MSTABT
79	FCA::PCIERR0							
	TGTRXBUF1_ERR	TGTRXBUF2_ERR	TGTSEQ_ERR	TGTTXBUF0_ERR	TGTTXBUF1_ERR	XR_MSTSEQ_ERR	TGTTXBUF0_ERR	PXRXBUF0_ERR
7A	FCA::PCIERR0							
	MSTSEQ_ERR	RETRY_OVR	XR_ARB_ERR	XR_SLV_ERR	XPTXBUF0_ERR	XPCMDBUF_ERR	XPRXBUF0_ERR	MSTTXBUF0_ERR
7B	FCA::PCIERR0							
	MSTTXBUF1_ERR	MSTTXBUF2_ERR	MSTRXBUF0_ERR	PXRXBUF0_ERR	MSTRXBUF1_ERR	MSTRXBUF2_ERR	(Not used)	BRG_ERR
7C	FCA::PCI12_CK1TLOG1							
	CK1TADR31	CK1TADR30	CK1TADR29	CK1TADR28	CK1TADR27	CK1TADR26	CK1TADR25	CK1TADR24
7D	FCA::PCI0(1)_CK1TLOG1							
	CK1TADR23	CK1TADR22	CK1TADR21	CK1TADR20	CK1TADR19	CK1TADR18	CK1TADR17	CK1TADR16
7E	FCA::PCI0(1)_CK1TLOG1							
	CK1TADR15	CK1TADR14	CK1TADR13	CK1TADR12	CK1TADR11	CK1TADR10	CK1TADR09	CK1TADR08
7F	FCA::PCI0(1)_CK1TLOG1							
	CK1TADR07	CK1TADR06	CK1TADR05	CK1TADR04	CK1TADR03	CK1TADR02	CK1TADR01	CK1TADR00

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘66’ : PCI_CHK1B(FCA_DX2))							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	DHUB::MPA_STS							
	(Not used)	(Not used)	FCA CHK1 B 4MP	DRR CHK1 B 4MP	PCI CHK1 B Q	PCI CHK1 B M	FCA CHK1 B 8/4MP	DRR CHK1 B 8/4MP
2E	DHUB::MPA_STS							
	BSINT	CHK3 H SNMST	CHK3 H SNSLV	CHK1B FM	(Not used)	(Not used)	CHK1B XR	MPINT
2F	Y-Wing::SERR Status/PCI Error Status							
	SS	SS	SS	RCO	SCCO	USC	SCD	RSCE
30	Y-Wing::PCI Error Status							
	DCD	DAP	DDP	STA	RFU	DMDP	RTA	RMA
31	Y-Wing::OnChipBus Error Status							
	OPE	RFU	RFU	BL64E	BL32E	BL16E	BL8E	BL4E
32	Y-Wing::OnChipBus Error Status							
	RFU			RCOE	DNDE	BEE	RFU	

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘76’ : PCI_CHK1B(FCA_DX2))							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	DHUB::MPA_STS							
	(Not used)	(Not used)	FCA CHK1 B 4MP	DRR CHK1 B 4MP	PCI CHK1 B Q	PCI CHK1 B M	FCA CHK1 B 8/4MP	DRR CHK1 B 8/4MP
2E	DHUB::MPA_STS							
	BSINT	CHK3 H SNMST	CHK3 H SNSLV	CHK1B FM	(Not used)	(Not used)	CHK1B XR	MPINT
2F	Y-Wing::SERR Status/PCI Error Status							
	SS	SS	SS	RCO	SCCO	USC	SCD	RSCE
30	Y-Wing::PCI Error Status							
	DCD	DAP	DDP	STA	RFU	DMDP	RTA	RMA
31	Y-Wing::OnChipBus Error Status							
	OPE	RFU	RFU	BL64E	BL32E	BL16E	BL8E	BL4E
32	Y-Wing::OnChipBus Error Status							
	RFU			RCOE	DNDE	BEE	RFU	

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 67/77 (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP no. 2^1	SP no. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type = DKU87I/x‘EF8E’ : LDEV type = DKU86I)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 67/77 (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40	FREE AREA FORMAT No. '09'							
41	Y_WING:: (Not used)							
42	Y_WING:: (Not used)							
43	Y_WING:: (Not used)							
44	Y_WING::PERRSTAT (Not used)							
45	Y_WING::PERRSTAT (Not used)							
46	Y_WING::PERRSTAT (Not used)							
47	Y_WING::PERRSTAT							
	DCD	DAP	DDP	STA	RFU	DMDP	RTA	RMA
48	Y_WING::SERRSTAT (Not used)							
49	Y_WING::SERRSTAT (Not used)							
4A	Y_WING::SERRSTAT (Not used)							
4B	Y_WING::SERRSTAT (Not used)							
4C	Y_WING::OCBERRSTAT (Not used)							
4D	Y_WING::OCBERRSTAT							
	(Not used)							OPE
4E	Y_WING::OCBERRSTAT							
	(Not used)			BL64E	BL32E	BL16E	BL8E	BL4E
4F	Y_WING::OCBERRSTAT							
	(Not used)			RCOE	DNDE	BEE	(Not used)	

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 67/77 (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	Y_WING::PINTXSTAT							
	(Not used)							
51	Y_WING::PINTXSTAT							
	(Not used)							
52	Y_WING::PINTXSTAT							
	(Not used)							
53	Y_WING::PINTXSTAT							
	(Not used)			INTD	INTC	INTB	INTA	
54	Y_WING::PERRADDRH							
	PCI error address MSW							
55	Y_WING::PERRADDRH							
	PCI error address MSW							
56	Y_WING::PERRADDRH							
	PCI error address MSW							
57	Y_WING::PERRADDRH							
	PCI error address MSW							
58	Y_WING::PERRADDRL							
	PCI error address LSW							
59	Y_WING::PERRADDRL							
	PCI error address LSW							
5A	Y_WING::PERRADDRL							
	PCI error address LSW							
5B	Y_WING::PERRADDRL							
	PCI error address LSW							
5C	Y_WING::PCIXSTAT							
	RFU		SCEM	DMCRS			DMOST	
5D	Y_WING::PCIXSTAT							
	DMOST	DMMRBC		DC	USC	SCD	133MHz capable	64bit device
5E	Y_WING::PCIXSTAT							
	Bus number							
5F	Y_WING::PCIXSTAT							
	Device number					Function number		

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 67/77 (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60	Y_WING::STATUS							
	DPE	SSE	RMA	RTA	STA	DEV timing		MDPE
61								
	FBBC	(Not used)	66MHz Cap	CL	(Not used)			
62	Y_WING::STATUS							
	(Not used)						FBBE	SERR# EN
63	Y_WING::STATUS							
	Step Cont	PER	VPS	MWIE	Special cyc	Bus Master	Mem Space	IO Space
64	Y_WING::UNITCNT							
	INIT_End	(Not used)						
65	Y_WING::UNITCNT							
	(Not used)							
66	Y_WING::UNITCNT							
	(Not used)			PER	(Not used)			MAttr cache
67	Y_WING::UNITCNT							
	(Not used)		PBA	Host mode	(Not used)	PCI CLK Freq	(Not used)	PCI mode
68	Y_WING::PERRMASK							
	(Not used)							
69	Y_WING::PERRMASK							
	(Not used)						MRCO	MSCCO
6A	Y_WING::PERRMASK							
	(Not used)					MUSC	MSCD	MRSCE
6B	Y_WING::PERRMASK							
	MDCD	MDAP	MDDP	MSTA	(Not used)	MDMDP	MRTA	MRMA
6C	Y_WING::PINTXMASK							
	(Not used)							
6D	Y_WING::PINTXMASK							
	(Not used)							
6E	Y_WING::PINTXMASK							
	(Not used)							
6F	Y_WING::PINTXMASK							
	(Not used)				Mask INTD	Mask INTC	Mask INTB	Mask INTA

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 67/77 (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70	Y_WING::OCBERRMASK							
	(Not used)							
71	Y_WING::OCBERRMASK							
	(Not used)							MOPE
72	Y_WING::OCBERRMASK							
	(Not used)		MBL64E	MBL32E	MBL16E	MBL8E	MBL4E	
73	Y_WING::OCBERRMASK							
	(Not used)		MRCOE	MDNDE	MBEE	(Not used)		
74	Y_WING::PCIXCOMMAND							
	(Not used)							
75	Y_WING::PCIXCOMMAND							
	MOST			MMRBC		ERO	DPERE	
76	Y_WING::PCIXCOMMAND							
	PCI-X next capability							
77	Y_WING::PCIXCOMMAND							
	PCI-X capability ID							
78	Y_WING::							
	(Not used)							
79	Y_WING::							
	(Not used)							
7A	Y_WING::							
	(Not used)							
7B	Y_WING::							
	(Not used)							
7C	Y_WING::							
	(Not used)							
7D	Y_WING::							
	(Not used)							
7E	Y_WING::							
	(Not used)							
7F	Y_WING::							
	(Not used)							

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘67’ : PCI_CHK1B(Y_Wing))							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	DHUB::MPA_STS							
	(Not used)	(Not used)	FCA CHK1 B 4MP	DRR CHK1 B 4MP	PCI CHK1 B Q	PCI CHK1 B M	FCA CHK1 B 8/4MP	DRR CHK1 B 8/4MP
2E	DHUB::MPA_STS							
	BSINT	CHK3 H SNMST	CHK3 H SNSLV	CHK1B FM	(Not used)	(Not used)	CHK1B XR	MPINT
2F	Y-Wing::SERR Status/PCI Error Status							
	SS	SS	SS	RCO	SCCO	USC	SCD	RSCE
30	Y-Wing::PCI Error Status							
	DCD	DAP	DDP	STA	RFU	DMDP	RTA	RMA
31	Y-Wing::OnChipBus Error Status							
	OPE	RFU	RFU	BL64E	BL32E	BL16E	BL8E	BL4E
32	Y-Wing::OnChipBus Error Status							
	RFU			RCOE	DNDE	BEE	RFU	

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘77’ : PCI_CHK1B(Y_Wing))							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2C	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2D	DHUB::MPA_STS							
	(Not used)	(Not used)	FCA CHK1 B 4MP	DRR CHK1 B 4MP	PCI CHK1 B Q	PCI CHK1 B M	FCA CHK1 B 8/4MP	DRR CHK1 B 8/4MP
2E	DHUB::MPA_STS							
	BSINT	CHK3 H SNMST	CHK3 H SNSLV	CHK1B FM	(Not used)	(Not used)	CHK1B XR	MPINT
2F	Y-Wing::SERR Status/PCI Error Status							
	SS	SS	SS	RCO	SCCO	USC	SCD	RSCE
30	Y-Wing::PCI Error Status							
	DCD	DAP	DDP	STA	RFU	DMDP	RTA	RMA
31	Y-Wing::OnChipBus Error Status							
	OPE	RFU	RFU	BL64E	BL32E	BL16E	BL8E	BL4E
32	Y-Wing::OnChipBus Error Status							
	RFU			RCOE	DNDE	BEE	RFU	

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 68 (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP no. 2^1	SP no. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type = DKU87I/x‘EF8E’ : LDEV type = DKU86I)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 68 (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40	FREE AREA FORMAT No. ‘0A’							
41	(Not used)							
42	Y_Wing::BIUOCBERRINFO2 (Not used)							
43	Y_Wing::BIUOCBERRINFO2 (Not used)							
44	Y_Wing::BIUOCBERRINFO2							
	Bus Error Info				Bus Error Cmd			
45	Y_Wing::BIUOCBERRINFO2							
	Bus Error Cmd				Bus Error Addr2			
46	Y_Wing::BIUOCBERRINFO1 Bus Error Addr1							
47	Y_Wing::BIUOCBERRINFO1 Bus Error Addr1							
48	Y_Wing::BIUOCBERRINFO1 Bus Error Addr1							
49	Y_Wing::BIUOCBERRINFO1 Bus Error Addr1							
4A	Y_Wing::SDERRADDR ERRADD							
4B	Y_Wing::SDERRADDR							
	ERRADD						(Not used)	(Not used)
4C	Y_Wing::SDERRADDR ERRADD							
4D	Y_Wing::SDERRADDR ERRADD							
4E	Y_Wing::SDERRSYNHI (Not used)							
4F	Y_Wing::SDERRSYNHI (Not used)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 68 (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	Y_Wing::SDERRSYNHI							
	(Not used)							
51	Y_Wing::SDERRSYNHI							
	ES0HL							
52	Y_Wing:: SDERRSYNLO							
	(Not used)							
53	Y_Wing:: SDERRSYNLO							
	(Not used)							
54	Y_Wing:: SDERRSYNLO							
	(Not used)							
55	Y_Wing:: SDERRSYNLO							
	ES0LL							
56	Y_Wing::GPIO_DATA2							
	GPD31	GPD30	GPD29	GPD28	GPD27	GPD26	GPD25	GPD24
57	Y_Wing::GPIO_DATA2							
	GPD23	GPD22	GPD21	GPD20	GPD19	GPD18	GPD17	GPD16
58	Y_Wing::GPIO_DATA3							
	GPD47	GPD46	GPD45	GPD44	GPD43	GPD42	GPD41	GPD40
59	Y_Wing::GPIO_DATA3							
	GPD39	GPD38	GPD37	GPD36	GPD35	GPD34	GPD33	GPD32
5A	Y_Wing::RFCSC							
	RFCS							
5B	Y_Wing::RFCSC							
	RFCS							
5C	Y_Wing::TFCSC							
	TFCS							
5D	Y_Wing::TFCSC							
	TFCS							
5E	Y_Wing::FM STATUS							
	(Not used)							
5F	Y_Wing::FM STATUS							
	(Not used)						FM1 BSY	FM0 BSY

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 68 (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60	Y_Wing::ERROR STATUS							
	(Not used)	FMWP ERR	FM WERR	SEQ CNT PERR	SEQ CNT ERR	SEQ WERR	SEQ PERR	SEQ PERR
61	Y_Wing::ERROR STATUS							
	YWING ERR	(Not used)	FMRD AERR	EMRD PERR	(Not used)	LCE2 ERR	LDAT PERR	LADR PERR
62	Y_Wing::HardRESETenable							
	(Not used)	(Not used)	(Not used)	SEQ CNT PERR EN	SEQ CNT ERR EN	SEQ WERR EN	SEQ RERR EN	SEQ PERR EN
63	Y_Wing::HardRESETenable							
	YWING ERR EN	(Not used)	FMRD AERR EN	FMRD PERR EN	(Not used)	LCE2 ERR EN	LDAT PERR EN	LADR PERR EN
64	Y_Wing::PLD CONTROL							
	DBUG MD	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	FMWP REG
65	Y_Wing::PLD CONTROL							
	SEQ ERR MODE	BT OK	ERR CLK	(Not used)	BYPS CLKS	(Not used)	LRDY EN	RST REQ
66	Y_Wing::BadVAddr							
	BadVAddr							
67	Y_Wing::BadVAddr							
	BadVAddr							
68	Y_Wing::BadVAddr							
	BadVAddr							
69	Y_Wing::BadVAddr							
	BadVAddr							
6A	Y_Wing::BadVAddr							
	BadVAddr							
6B	Y_Wing::BadVAddr							
	BadVAddr							
6C	Y_Wing::BadVAddr							
	BadVAddr							
6D	Y_Wing::BadVAddr							
	BadVAddr							
6E	Y_Wing::STATUS							
	XX	CU(2:0)			(Not used)	FR	(Not used)	DS
6F	Y_Wing::STATUS							
	DS							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 68 (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70	Y_Wing::STATUS							
	IM(7:0)							
71	Y_Wing::STATUS							
	KX	SX	UX	KSU		ERL	EXL	IE
72	Y_Wing::Reason							
	BD	(Not used)	CE	(Not used)				
73	Y_Wing:: Reason							
	(Not used)							
74	Y_Wing:: Reason							
	IP(7:0)							
75	Y_Wing:: Reason							
	(Not used)	ExcCode					(Not used)	(Not used)
76	Y_Wing::EPC							
	EPC							
77	Y_Wing::EPC							
	EPC							
78	Y_Wing::EPC							
	EPC							
79	Y_Wing::EPC							
	EPC							
7A	Y_Wing::EPC							
	EPC							
7B	Y_Wing::EPC							
	EPC							
7C	Y_Wing::EPC							
	EPC							
7D	Y_Wing::EPC							
	EPC							
7E	Y_Wing::PARITY ERROR							
	Parity							
7F	Y_Wing::CACHE ERROR							
	ER	EC	ED	ET	ES	EE	EB	(Not used)

Copyright © 2007, 2009, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode (x‘68’ : Y_Wing_CHK1B)							
29	MPID							
2A	Y-Wing::INT_STATUS							
	CH16 INT STATUS	CH15 INT STATUS	CH14 INT STATUS	CH13 INT STATUS	CH12 INT STATUS	CH11 INT STATUS	CH10 INT STATUS	CH09 INT STATUS
2B	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2C	Y-Wing::NMI_STATUS							
	(Not used)					OnChipBus Parity Error	Ethernet#2 Parity Error	Ethernet#1 Parity Error
2D	Y-Wing::NMI_STATUS							
	BCU Parity Error	SC memory un correctable Error	SC memory correctable Error	SC memory Parity Error	SDRAM un correctable Error	SDRAM correctable Error	BIU-OnChipBus Error	Outside NMI (MPHOLD)
2E	(Not used)							
2F	(Not used)							
30	(Not used)							
31	(Not used)							

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 6A/7A (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP no. 2^1	SP no. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type = DKU87I/x‘EF8E’ : LDEV type = DKU86I)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 6A/7A (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40		FREE AREA FORMAT No. ‘0C’						
41		DHUB::DRSTATS						
	END_64	EXEC_64	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
42		DHUB::DRSTATS						
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C (DRR_MICRO)	CHK2D (CHSN_CTL)	CHK2E (CNSN_DT)	CHK2F (TO/ABT)	CHK1B
43		DHUB::DRSTATS						
	POUSE	DSKTIMOUT	P0_ERRINT	P1_ERRINT	ST0_VALID	ST0_CRAB/CMA ERR	ST1_VALID	ST1_CRAB/ CMA ERR
44		DHUB::DRSTATS						
	REV NO_#3	REV NO_#2	REV NO_#1	REV NO_#0	MP NO_#3	MP NO_#2	MP NO_#1	MP NO_#0
45		DHUB::DRSTATS						
	P0 ABT ERR	P0 ENT TO	P0 ACK TO	P0 ST TO	P1 ABT ERR	P1 ENT TO	P1 ACK TO	P1 ST TO
46		DHUB::DRSTATS						
	ABORT	YWING ERR	(Not used)	(Not used)	IMP-ERR Warning	ROSC-ERR Warning	PASWD-ERR	T64ERR
47		DHUB::DRERRB						
	XRSEQ_ENCERR (M)	XRSEQ (S) EQPER (M)	XRSEQ_DECERR (M)	XRSEQ (S) TERR (M)	XRSEQ_HWERR (M)	XRSEQ_ RDDTPER (M)	DTLCSEQ_ RDDTPER (M)	DTLCSEQ_ RDDTPER (S)
48		DHUB::DRERRB						
	XRSEQ_ENCERR (S)	XRSEQ (S) EQPER (S)	XRSEQ_DECERR (S)	XRSEQ (S) TERR (S)	XRSEQ_HWERR (S)	XRSEQ_ RDDTPER (S)	SQD0M_ RDDTPER (M)	SQD0M _ RDDTPER (S)
49		DHUB::DRERRB						
	XRSEQCMP _CMPERR	DCMDSEQ_ RDDTPER (M)	DCMDSEQ_ RDDTPER (S)	SQD4M_ RDDTPER (M)	SQD4M_ RDDTPER (S)	SQD4N_ RDDTPER (M)	SQD4N_ RDDTPER (S)	DBD2_ RDDTPER
4A		DHUB::DRERRB						
	SQDON_ RDDTPER (M)	SQDON_ RDDTPER (S)	SQD1_ RDDTPER (M)	SQD1_ RDDTPER (S)	SQD2_ RDDTPER (S)	SQD2_ RDDTPER (S)	SQD3_ RDDTPER (S)	SQD3_ RDDTPER (S)
4B		DHUB::DRERRB						
	SQDE0M_ RDDTPER (M)	SQDE0M_ RDDTPER (S)	SQDE0N_ RDDTPER (M)	SQDE0N_ RDDTPER (S)	DETDR_ RDDTPER	DETDR_ W/R_DTPER	C0_ PLCNTRX_ RDDTPER	C0_ PLCNTTX_ RDDTPER
4C		DHUB::DRERRB						
	S64T_ RDDTPER (M)	S64T_ RDDTPER (S)	DBD3_ RDDTPER	DBD4M_ RDDTPER	DBD4N_ RDDTPER	DBD1M_ RDDTPER	DBD1N_ RDDTPER	ACGEN_ RDDTPER
4D		DHUB::DRERRB						
	DBDE1N_ RDDTPER	DBDE1M_ RDDTPER	DBDE4N_ RDDTPER	DBDE4M_ RDDTPER	S64RCNT_ RDDTPER	RDADRCNTM_ RDDTPER	RDADRCNTN_ RDDTPER	WTADRCNTM_ RDDTPER
4E		DHUB::DRERRB						
	WTADRCNTN_ RDDTPER	PLCNTD0M_ RDDTPER	PLCNTD0N_ RDDTPER	PLCNTD4M_ RDDTPER	PLCNTD4N_ RDDTPER	SBCNT1_ RDDTPER	SBCNT3_ RDDTPER	PLCNT5281 _ RDDTPER
4F		DHUB::DRERRC						
	PLCNT5283 _ RDDTPER	RPLRCCHK_ RDDTPER	ST0CHK_ RDPER	ST1CHK_ RDPER	WLACHK_ PDPER	WSLRCCHK _PDPER	LACHG_ PDPER	ADRCNT64 _PDPER

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 6A/7A (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	DHUB::DRERRC							
	FERDR_ W/R_ DTPER	FERDR_ RDPER	ERMDR_ W/R_ DTPER	ERMDR_ RDPER	DRMD0_ PASSWORD	DRRERR_ RDPER	DTCNT_ RDPER	CMD64SEQ HWERR (S)
51	DHUB::DRERRC							
	WADB0_ ADR2PER	WADB0_ ADR3PER	WADB0_ WTPER	WADB0_ RDPER	DRMD0_ ADR2PER	DRMD0_ ADR3PER	DRMD0_ WTPER	DRMD0_ RDPER
52	DHUB::DRERRC							
	(Not used)	WADB0_ XRBCERR	WADB0_ XRADRERR	XRSEQ_BLK ACSERR_S	XRSEQ_BLK ACSERR_M	WADB0_LM RDDTPER	PRM0_ RDPER	PRM1_ RDPER
53	DHUB::DRERRC							
	CMD64SEQ _HWERR (M)	CMD64SEQ_ RDPER (M)	CMD64SEQ_ ENCERR (S)	PRM64_WTP ER	PRM64_RDP ER	RDB0_DTPE R	CMD64SEQ_ SEQPER (M)	CMD64SEQ _DECERR (M)
54	DHUB::DRERRC							
	(Not used)	(Not used)	(Not used)	CMD64SEQ_ SEQPER (S)	CMD64SEQC MP_CMPER R	CMD64SEQ_ DECERR (S)	CMD64SEQ_ ENCERR (M)	CMD64SEQ _RDPER (S)
55	DHUB::DRERRC							
	MSTSEQ_ ENCERR (M)	MSTSEQ_ SEQPER (M)	MSTSEQ_ DECERR (M)	MSTSEQ_ HWERR (M)	MSTSEQ_ RDPER (M)	(Not used)	(Not used)	(Not used)
56	DHUB::DRERRC							
	DBD3X_RD PER	SQD3X_ RDPER (M)	SQD3X_ RDPER (S)	MSTSEQ_ ENCERR (S)	MSTSEQ_ SEQPER (S)	MSTSEQ_ DECPER (S)	MSTSEQ_ HWERR (S)	MSTSEQ_ RDPER (S)
57	DHUB::DRERRD							
	C0_STTCNT _RDDTPER	C0_WAITCN T_RDDTPER	C0_ACKTCN T_RDDTPER	C0_ENTTCN T_RDDTPER	C0_CHABT_ RDDTPER (M)	C0_CHABT_ RDDTPER (S)	C0_RXSEQ_ RDDTPER (M)	C0_RXSEQ_ RDDTPER (S)
58	DHUB::DRERRD							
	C0_SQP3_ RDDTPER (M)	C0_SQP3_ RDDTPER (S)	C0_TXSEQ_ RDDTPER (M)	C0_TXSEQ_ RDDTPER (S)	C0_TXXSEQ _RDDTPER (M)	C0_TXXSEQ _RDDTPER (S)	C0_ TOKEICNT_ RDDTPER	C0_DBP0_ RDDTPER
59	DHUB::DRERRD							
	C1_STTCNT _RDDTPER	C1_WAITCN T_RDDTPER	C1_ACKTCN T_RDDTPER	C1_ENTTCN T_RDDTPER	C1_CHABT_ RDDTPER (M)	C1_CHABT_ RDDTPER (S)	C1_RXSEQ_ RDDTPER (M)	C1_RXSEQ_ RDDTPER (S)
5A	DHUB::DRERRD							
	C1_SQP3_ RDDTPER (M)	C1_SQP3_ RDDTPER (S)	C1_TXSEQ_ RDDTPER (M)	C1_TXSEQ_ RDDTPER (S)	C1_TXXSEQ _RDDTPER (M)	C1_TXXSEQ _RDDTPER (S)	C1_ TOKEICNT_ RDDTPER	C1_DBP0_ RDDTPER
5B	DHUB::DRERRD							
	FERP0_ FERDTPER	FERP1_ FERDTPER	C1_DBP3_ RDDTPER	C1_DBP4_ RDDTPER	C1_DBP1_ RDDTPER	C0_DBP3_ RDDTPER	C0_DBP4_ RDDTPER	C0_DBP1_ RDDTPER
5C	DHUB::DRERRD							
	P0MD0_ WTDTPER (S)	P1MD0_ WTDTPER (S)	P0MD0_ RDDTPER	P0MD0_ ADR2PER	P0MD0_ ADR3PER	P1MD0_ RDDTPER	P1MD0_ ADR2PER	P1MD0_ ADR3PER
5D	DHUB::DRERRD							
	FERP0_ RDDTPER	FERP1_ RDDTPER	XRABT_ DECERR (S)	XRABT_ ENCERR (S)	XRABT_ GNTERR (S)	XRABT_ HWERR (S)	XRABT (S) EQPER (S)	XRABT_ RDDTPER (S)
5E	DHUB::DRERRD							
	TDTCNT_ RDDTPER	(Not used)	XRABT_ DECERR (M)	XRABT_ ENCERR (M)	XRABT_ GNTERR (M)	XRABT_ HWERR (M)	XRABT (S) EQPER (M)	XRABT_ RDDTPER (M)
5F	DHUB::DRERRE							
	FERDT_ RDDTPER	ERMDT_ RDDTPER	DETDT_ RDDTPER	DBFE1_ RDDTPER	DBF0_ RDDTPER	DBF1_ RDDTPER	DBFE3_ RDDTPER	DBF3_ RDDTPER

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 6A/7A (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60	DHUB::DRERRE							
	DBF4_ RDDTPER	DBF5_ RDDTPER	SQF0_ RDDTPER (M)	SQF0_ RDDTPER (S)	SQF1_ RDDTPER (M)	SQF1_ RDDTPER (S)	SQF2_ RDDTPER (M)	SQF2_ RDDTPER (S)
61	DHUB::DRERRE							
	SQF3_ RDDTPER (M)	SQF3_ RDDTPER (S)	SQF4_ RDDTPER (M)	SQF4_ RDDTPER (S)	SQF5_ RDDTPER (M)	SQF5_ RDDTPER (S)	SQFE2_ RDDTPER (M)	SQFE2_ RDDTPER (S)
62	DHUB::DRERRE							
	WDTCHK_ RDDTPER	RDTCHK_ RDDTPER	DTMD0_ ADR2PER	DTMD0_ ADR3PER	DTMD0_ RDDTPER	DTMD0_ WTDTPER (S)	SQF6 RDDTPER (M)	SQF6 RDDTPER (S)
63	DHUB::DRERRE							
	RXACFF_ RDDTPER	ADRCNTF_ RDDTPER	PLCNTF0_ RDDTPER	PLCNTF4_ RDDTPER	PLCNTF5_ RDDTPER	ST0CHKF_ RDDTPER	ST1CHKF_ RDDTPER	TSLRCCHK _RDDTPER
64	DHUB::DRERRE							
	DB1M_C1_ CRCTERR	DB1M_C1_ UCRCTERR	DB1M_C1_ ADRERR	DB1M_C1_ ECCERR	DB1N_C1_ CRCTERR	DB1N_C1_ UCRCTERR	DB1N_C1_ ADRERR	DB1N_C1_ ECCERR
65	DHUB::DRERRE							
	DBF3_C1_ ECCERR	(Not used)	(Not used)	C1_DSKCNT _RDDTPER	C0_DSKCNT _RDDTPER	PCICHK1B_ MONI	YWINGERR _MONI	QDTACHK1 B_MONI
66	DHUB::DRERRE							
	C1_ PLCNTRX_ RDDTPER	C1_ PLCNTTX_ RDDTPER	(Not used)	(Not used)	(Not used)	DBF3_C1_ CRCTERR	DBF3_C1_ UCRCTERR	DBF3_C1_ ADRERR
67								
	(Not used)							
68								
	(Not used)							
69								
	(Not used)							
6A								
	(Not used)							
6B								
	(Not used)							
6C								
	(Not used)							
6D								
	(Not used)							
6E								
	(Not used)							
6F								
	(Not used)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 6A/7A (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70								
	(Not used)							
71								
	(Not used)							
72								
	(Not used)							
73								
	(Not used)							
74								
	(Not used)							
75								
	(Not used)							
76								
	(Not used)							
77								
	(Not used)							
78								
	(Not used)							
79								
	(Not used)							
7A								
	(Not used)							
7B								
	(Not used)							
7C	DHUB::PCIERR0/1							
	TXPE	PERR_OUT	SERR_OUT	SERR_IN	PERR_IN	RXPE	TGTABT	MSTABT
7D	DHUB::PCIERR0/1							
	TGTRXBUF1_ERR	TGTRXBUF2_ERR	TGTSEQ_ERR	TGTTXBUF0_ERR	TGTTXBUF1_ERR	XR_MSTSEQ_ERR	TGTTXBUF0_ERR	PXRXBUF0_ERR
7E	DHUB::PCIERR0/1							
	MSTSEQ_ERR	RETRY_OVR	XR_ARB_ERR	XR_SLV_ERR	XPTXBUF0_ERR	XPCMDBUF_ERR	XPRXBUF0_ERR	MSTTXBUF0_ERR
7F	DHUB::PCIERR0/1							
	MSTTXBUF1_ERR	MSTTXBUF2_ERR	MSTRXBUF0_ERR	PXRXBUF0_ERR	MSTRXBUF1_ERR	MSTRXBUF2_ERR	(Not used)	BRG_ERR

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘6A’ : QDTA CHK1B(4MP))							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2C	DHUB::MPA_STS							
	(Not used)	(Not used)	FCA INTB 8/4MP	DRR INTB 8/4MP	(Not used)	(Not used)	FCA CHK2 4MP	DRR CHK2 4MP
2D	DHUB::QDTA_DRMODEO							
	TREND _EREN	DRRCHK1B _EREN	PCICHK1B _EREN	YER_EREN	(Not used)	DRBACS2	DRBACS1	DRBACS0
2E	DHUB::QDTA_DRSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C(DR R_MICRO)	CHK2D(CH SN_CTL)	CHK2E (CNSN_DT)	CHK2F (TO/ABT)	CHK1B
2F	DHUB::QDTA_DRSTATS							
	REV NO_#3	REV NO_#2	REV NO_#1	REV NO_#0	MP NO#3	MP NO#2	MP NO#1	MP NO#0
30	DHUB::QDTA_DRSTATS							
	ABORT	YWING _ERR	(Not used)	(Not used)	IMP-ERR Warning	ROSC-ERR Warning	PASWD-ERR	T64ERR
31	DHUB::QDTA_DRERRC							
	SQDEOM_R DDTPER (M)	SQDEOM_R DDTPER (S)	SQDEON_R DDTPER (M)	SQDEON_R DDTPER (S)	DETDR_ RDDTPER	DETDR_W/ R_DTPER	CO_PLCNT RX_RDDTP ER	CO_PLCNT TX_RDDTP ER
32	DHUB::QDTA_DRERRE							
	DBF3_C1_ ECCERR	(Not used)	(Not used)	C1_DSKCN T_RDDTPE R	C0_DSKCN T_RDDTPE R	PCICHK1B_ MONI	YWINGERR _MONI	QDTACHK1 B_MONI

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘7A’ : QDTA-MICRO CHK1B(4MP))							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2C	DHUB::MPA_STS							
	(Not used)	(Not used)	FCA INT B 8/4MP	DRR INT B 8/4MP	(Not used)	(Not used)	FCA CHK2 4MP	DRR CHK2 4MP
2D	DHUB::QDTA_DRMODEO							
	TREND_EREN	DRRCHK1B_EREN	PCICHK1B_EREN	YER_EREN	(Not used)	DRBACS2	DRBACS1	DRBACS0
2E	DHUB::QDTA_DRSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C(DRR_MICRO)	CHK2D(CHSN_CTL)	CHK2E (CNSN_DT)	CHK2F (TO/ABT)	CHK1B
2F	DHUB::QDTA_DRSTATS							
	REV NO_#3	REV NO_#2	REV NO_#1	REV NO_#0	MP NO#3	MP NO#2	MP NO#1	MP NO#0
30	DHUB::QDTA_DRSTATS							
	ABORT	YWING_ERR	(Not used)	(Not used)	IMP-ERR Warning	ROSC-ERR Warning	PASWD-ERR	T64ERR
31	DHUB::QDTA_DRERRC							
	(Not used)	WADBO_XRBCERR	WADBO_XRADRERR	XRSEQ_BLKACSERR_S	XRSEQ_BLKACSERR_M	WADBO_LMRDDTPER	PRM0_RDPER	PRM1_RDPER
32	DHUB::QDTA_DRERRC							
	CMD64SEQ_HWERR (M)	CMD64SEQ_RDPER (M)	CMD64SEQ_ENCERR (S)	PRM64_WTPER	PRM64_RDPER	RDBO_DTPER	CMD64SEQ_SEQPER (M)	CMD64SEQ_DECERR (M)

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 7B (CHK1B) (1/5)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP no. 2^1	SP no. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type = DKU87I/x‘EF8E’ : LDEV type = DKU86I)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

*1: Failed processor number for WCHK1

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 7B (CHK1B) (2/5)

	0	1	2	3	4	5	6	7
40		FREE AREA FORMAT No. ‘0D’						
41		DHUB::DRSTATS						
	END_64	EXEC_64	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
42		DHUB::DRSTATS						
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C(DRR_MICRO)	CHK2D (CHSN_CTL)	CHK2E (CNSN_DT)	CHK2F (TO/ABT)	CHK1B
43		DHUB::DRSTATS						
	POUSE	DSKTIMOUT	P0_ERRINT	P1_ERRINT	ST0_VALID	ST0_CRAB/CMA ERR	ST1_VALID	ST1_CRAB/CMA ERR
44		DHUB::DRSTATS						
	REV NO_#3	REV NO_#2	REV NO_#1	REV NO_#0	MP NO_#3	MP NO_#2	MP NO_#1	MP NO_#0
45		DHUB::DRSTATS						
	P0 ABT ERR	P0 ENT TO	P0 ACK TO	P0 ST TO	P1 ABT ERR	P1 ENT TO	P1 ACK TO	P1 ST TO
46		DHUB::DRSTATS						
	ABORT	YWING ERR	(Not used)	(Not used)	IMP-ERR Warning	ROSC-ERR Warning	PASWD-ERR	T64ERR
47		DHUB::DRERRC						
	PLCNT5283_RDDTPER	RPLRCCHK_RDDTPER	ST0CHK_RDPER	ST1CHK_RDPER	WLACHK_PDPER	WSLRCCHK_PDPER	LACHG_PDPER	ADRCNT64_PDPER
48		DHUB::DRERRC						
	FERDR_W/R_DTPER	FERDR_RDPER	ERMDR_W/R_DTPER	ERMDR_RDPER	DRMD0_PASSWORD	DRRERR_RDPER	DTCNT_RDPER	CMD64SEQ_HWERR(S)
49		DHUB::DRERRC						
	WADB0_ADR2PER	WADB0_ADR3PER	WADB0_WTPER	WADB0_RDPER	DRMD0_ADR2PER	DRMD0_ADR3PER	DRMD0_WTPER	DRMD0_RDPER
4A		DHUB::DRERRC						
	(Not used)	WADB0_XRBCERR	WADB0_XRADRERR	XRSEQ_BLKACSERR_S	XRSEQ_BLKACSERR_M	WADB0_LMRDDTPER	PRM0_RDPER	PRM1_RDPER
4B		DHUB::DRERRC						
	CMD64SEQ_HWERR (M)	CMD64SEQ_RDPER (M)	CMD64SEQ_ENCERR (S)	PRM64_WTPER	PRM64_RDPER	RDB0_DTPER	CMD64SEQ_SEQPER (M)	CMD64SEQ_DECERR (M)
4C		DHUB::DRERRC						
	(Not used)	(Not used)	(Not used)	CMD64SEQ_SEQPER (S)	CMD64SEQCMP_CMPERR	CMD64SEQ_DECERR (S)	CMD64SEQ_ENCERR (M)	CMD64SEQ_RDPER (S)
4D		DHUB::DRERRC						
	MSTSEQ_ENCERR (M)	MSTSEQ_SEQPER (M)	MSTSEQ_DECERR (M)	MSTSEQ_HWERR (M)	MSTSEQ_RDPER (M)	(Not used)	(Not used)	(Not used)
4E		DHUB::DRERRC						
	DBD3X_RDPER	SQD3X_RDPER (M)	SQD3X_RDPER (S)	MSTSEQ_ENCERR (S)	MSTSEQ_SEQPER (S)	MSTSEQ_DECPER (S)	MSTSEQ_HWERR (S)	MSTSEQ_RDPER (S)
4F		DHUB::DRERRD						
	C0_STTCNT_RDDTPER	C0_WAITCNT_RDDTPER	C0_ACKTCNT_RDDTPER	C0_ENTTCNT_RDDTPER	C0_CHABT_RDDTPER (M)	C0_CHABT_RDDTPER (S)	C0_RXSEQ_RDDTPER (M)	C0_RXSEQ_RDDTPER (S)

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 7B (CHK1B) (3/5)

	0	1	2	3	4	5	6	7
50	DHUB::DRERRD							
	C0_SQP3_RDDTPER (M)	C0_SQP3_RDDTPER (S)	C0_TXSEQ_RDDTPER (M)	C0_TXSEQ_RDDTPER (S)	C0_TXXSEQ_RDDTPER (M)	C0_TXXSEQ_RDDTPER (S)	C0_TOKEICNT_RDDTPER	C0_DBP0_RDDTPER
51	DHUB::DRERRD							
	C1_STTCNT_RDDTPER	C1_WAITCNT_RDDTPER	C1_ACKTCNT_RDDTPER	C1_ENTTCNT_RDDTPER	C1_CHABT_RDDTPER (M)	C1_CHABT_RDDTPER (S)	C1_RXSEQ_RDDTPER (M)	C1_RXSEQ_RDDTPER (S)
52	DHUB::DRERRD							
	C1_SQP3_RDDTPER (M)	C1_SQP3_RDDTPER (S)	C1_TXSEQ_RDDTPER (M)	C1_TXSEQ_RDDTPER (S)	C1_TXXSEQ_RDDTPER (M)	C1_TXXSEQ_RDDTPER (S)	C1_TOKEICNT_RDDTPER	C1_DBP0_RDDTPER
53	DHUB::DRERRD							
	FERP0_FERDTPER	FERP1_FERDTPER	C1_DBP3_RDDTPER	C1_DBP4_RDDTPER	C1_DBP1_RDDTPER	C0_DBP3_RDDTPER	C0_DBP4_RDDTPER	C0_DBP1_RDDTPER
54	DHUB::DRERRD							
	P0MD0_WTDTPER (S)	P1MD0_WTDTPER (S)	P0MD0_RDDTPER	P0MD0_ADR2PER	P0MD0_ADR3PER	P1MD0_RDDTPER	P1MD0_ADR2PER	P1MD0_ADR3PER
55	DHUB::DRERRD							
	FERP0_RDDTPER	FERP1_RDDTPER	XRABT_DECERR (S)	XRABT_ENCERR (S)	XRABT_GNTERR (S)	XRABT_HWERR (S)	XRABT (S) EQPER (S)	XRABT_RDDTPER (S)
56	DHUB::DRERRD							
	TDTCNT_RDDTPER	(Not used)	XRABT_DECERR (M)	XRABT_ENCERR (M)	XRABT_GNTERR (M)	XRABT_HWERR (M)	XRABT (S) EQPER (M)	XRABT_RDDTPER (M)
57	DHUB::DRERRE							
	FERDT_RDDTPER	ERMDT_RDDTPER	DETDT_RDDTPER	DBFE1_RDDTPER	DBF0_RDDTPER	DBF1_RDDTPER	DBFE3_RDDTPER	DBF3_RDDTPER
58	DHUB::DRERRE							
	DBF4_RDDTPER	DBF5_RDDTPER	SQF0_RDDTPER (M)	SQF0_RDDTPER (S)	SQF1_RDDTPER (M)	SQF1_RDDTPER (S)	SQF2_RDDTPER (M)	SQF2_RDDTPER (S)
59	DHUB::DRERRE							
	SQF3_RDDTPER (M)	SQF3_RDDTPER (S)	SQF4_RDDTPER (M)	SQF4_RDDTPER (S)	SQF5_RDDTPER (M)	SQF5_RDDTPER (S)	SQFE2_RDDTPER (M)	SQFE2_RDDTPER (S)
5A	DHUB::DRERRE							
	WDTCHK_RDDTPER	RDTCHK_RDDTPER	DTMD0_ADR2PER	DTMD0_ADR3PER	DTMD0_RDDTPER	DTMD0_WTDTPER (S)	SQF6 RDDTPER (M)	SQF6 RDDTPER (S)
5B	DHUB::DRERRE							
	RXACFF_RDDTPER	ADRCNTF_RDDTPER	PLCNTF0_RDDTPER	PLCNTF4_RDDTPER	PLCNTF5_RDDTPER	ST0CHKF_RDDTPER	ST1CHKF_RDDTPER	TSLRCCHK_RDDTPER
5C	DHUB::DRERRE							
	DB1M_C1_CRCTERR	DB1M_C1_UCRCTERR	DB1M_C1_ADRERR	DB1M_C1_ECCERR	DB1N_C1_CRCTERR	DB1N_C1_UCRCTERR	DB1N_C1_ADRERR	DB1N_C1_ECCERR
5D	DHUB::DRERRE							
	C1_PLCNTRX_RDDTPER	C1_PLCNTTX_RDDTPER	(Not used)	(Not used)	(Not used)	DBF3_C1_CRCTERR	DBF3_C1_UCRCTERR	DBF3_C1_ADRERR
5E	DHUB::DRSTATS							
	END_64	EXEC_64	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5F	DHUB::DRSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C(DRR_MICRO)	CHK2D (CHSN_CTL)	CHK2E (CNSN_DT)	CHK2F (TO/ABT)	CHK1B

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 7B (CHK1B) (4/5)

	0	1	2	3	4	5	6	7
60	DHUB::DRSTATS							
	POUSE	DSKTIMOUT	P0_ERRINT	P1_ERRINT	ST0_VALID	ST0_CRAB/CMA ERR	ST1_VALID	ST1_CRAB/CMA ERR
61	DHUB::DRSTATS							
	REV NO_#3	REV NO_#2	REV NO_#1	REV NO_#0	MP NO_#3	MP NO_#2	MP NO_#1	MP NO_#0
62	DHUB::DRSTATS							
	P0 ABT ERR	P0 ENT TO	P0 ACK TO	P0 ST TO	P1 ABT ERR	P1 ENT TO	P1 ACK TO	P1 ST TO
63	DHUB::DRSTATS							
	ABORT	YWING ERR	(Not used)	(Not used)	IMP-ERR Warning	ROSC-ERR Warning	PASWD-ERR	T64ERR
64	DHUB::DRERRC							
	PLCNT5283_RDDTPER	RPLRCCHK_RDDTPER	ST0CHK_RDPER	ST1CHK_RDPER	WLACHK_PDPER	WSLRCCHK_PDPER	LACHG_PDPER	ADRCNT64 PDPER
65	DHUB::DRERRC							
	FERDR_W/R_DTPER	FERDR_RDPER	ERMDR_W/R_DTPER	ERMDR_RDPER	DRMD0_PASSWORD	DRRERR_RDPER	DTCNT_RDPER	CMD64SEQ HWERR (S)
66	DHUB::DRERRC							
	WADB0_ADR2PER	WADB0_ADR3PER	WADB0_WTPER	WADB0_RDPER	DRMD0_ADR2PER	DRMD0_ADR3PER	DRMD0_WTPER	DRMD0_RDPER
67	DHUB::DRERRC							
	(Not used)	WADB0_XRBCERR	WADB0_XRADRERR	XRSEQ_BLKACSERR_S	XRSEQ_BLKACSERR_M	WADB0_LMRDDTPER	PRM0_RDPER	PRM1_RDPER
68	DHUB::DRERRC							
	CMD64SEQ_HWERR (M)	CMD64SEQ_RDPER (M)	CMD64SEQ_ENCERR (S)	PRM64_WTPER	PRM64_RDPER	RDB0_DTPER	CMD64SEQ_SEQPER (M)	CMD64SEQ_DECERR (M)
69	DHUB::DRERRC							
	(Not used)	(Not used)	(Not used)	CMD64SEQ_SEQPER(S)	CMD64SEQCMP_CMPERR	CMD64SEQ_DECERR(S)	CMD64SEQ_ENCERR(M)	CMD64SEQ RDPER(S)
6A	DHUB::DRERRC							
	MSTSEQ_ENCERR (M)	MSTSEQ_SEQPER (M)	MSTSEQ_DECERR (M)	MSTSEQ_HWERR (M)	MSTSEQ_RDPER (M)	(Not used)	(Not used)	(Not used)
6B	DHUB::DRERRC							
	DBD3X_RDPER	SQD3X_RDPER (M)	SQD3X_RDPER (S)	MSTSEQ_ENCERR (S)	MSTSEQ_SEQPER (S)	MSTSEQ_DECPER (S)	MSTSEQ_HWERR (S)	MSTSEQ_RDPER (S)
6C	DHUB::DRERRD							
	C0_STTCNT_RDDTPER	C0_WAITCNT_RDDTPER	C0_ACKTCNT_RDDTPER	C0_ENTTCNT_RDDTPER	C0_CHABT_RDDTPER (M)	C0_CHABT_RDDTPER (S)	C0_RXSEQ_RDDTPER (M)	C0_RXSEQ_RDDTPER (S)
6D	DHUB::DRERRD							
	C0_SQP3_RDDTPER (M)	C0_SQP3_RDDTPER (S)	C0_TXSEQ_RDDTPER (M)	C0_TXSEQ_RDDTPER (S)	C0_TXXSEQ_RDDTPER (M)	C0_TXXSEQ_RDDTPER (S)	C0_TOKEICNT_RDDTPER	C0_DBP0_RDDTPER
6E	DHUB::DRERRD							
	C1_STTCNT_RDDTPER	C1_WAITCNT_RDDTPER	C1_ACKTCNT_RDDTPER	C1_ENTTCNT_RDDTPER	C1_CHABT_RDDTPER (M)	C1_CHABT_RDDTPER (S)	C1_RXSEQ_RDDTPER (M)	C1_RXSEQ_RDDTPER (S)
6F	DHUB::DRERRD							
	C1_SQP3_RDDTPER (M)	C1_SQP3_RDDTPER (S)	C1_TXSEQ_RDDTPER (M)	C1_TXSEQ_RDDTPER (S)	C1_TXXSEQ_RDDTPER (M)	C1_TXXSEQ_RDDTPER (S)	C1_TOKEICNT_RDDTPER	C1_DBP0_RDDTPER

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = 7B (CHK1B) (5/5)

	0	1	2	3	4	5	6	7
70	DHUB::DRERRD							
	FERP0_ FERDTPER	FERP1_ FERDTPER	C1_DBP3_ RDDTPER	C1_DBP4_ RDDTPER	C1_DBP1_ RDDTPER	C0_DBP3_ RDDTPER	C0_DBP4_ RDDTPER	C0_DBP1_ RDDTPER
71	DHUB::DRERRD							
	P0MD0_ WTDTPER (S)	P1MD0_ WTDTPER (S)	P0MD0_ RDDTPER	P0MD0_ ADR2PER	P0MD0_ ADR3PER	P1MD0_ RDDTPER	P1MD0_ ADR2PER	P1MD0_ ADR3PER
72	DHUB::DRERRD							
	FERP0_ RDDTPER	FERP1_ RDDTPER	XRABT_ DECERR (S)	XRABT_ ENCERR (S)	XRABT_ GNTERR (S)	XRABT_ HWERR (S)	XRABT (S) EQPER (S)	XRABT_ RDDTPER (S)
73	DHUB::DRERRD							
	TDTCNT_ RDDTPER	(Not used)	XRABT_ DECERR (M)	XRABT_ ENCERR (M)	XRABT_ GNTERR (M)	XRABT_ HWERR (M)	XRABT (S) EQPER (M)	XRABT_ RDDTPER (M)
74	DHUB::DRERRE							
	FERDT_ RDDTPER	ERMDT_ RDDTPER	DETDT_ RDDTPER	DBFE1_ RDDTPER	DBF0_ RDDTPER	DBF1_ RDDTPER	DBFE3_ RDDTPER	DBF3_ RDDTPER
75	DHUB::DRERRE							
	DBF4_ RDDTPER	DBF5_ RDDTPER	SQF0_ RDDTPER (M)	SQF0_ RDDTPER (S)	SQF1_ RDDTPER (M)	SQF1_ RDDTPER (S)	SQF2_ RDDTPER (M)	SQF2_ RDDTPER (S)
76	DHUB::DRERRE							
	SQF3_ RDDTPER (M)	SQF3_ RDDTPER (S)	SQF4_ RDDTPER (M)	SQF4_ RDDTPER (S)	SQF5_ RDDTPER (M)	SQF5_ RDDTPER (S)	SQFE2_ RDDTPER (M)	SQFE2_ RDDTPER (S)
77	DHUB::DRERRE							
	WDTCHK_ RDDTPER	RDTCHK_ RDDTPER	DTMD0_ ADR2PER	DTMD0_ ADR3PER	DTMD0_ RDDTPER	DTMD0_ WTDTPER (S)	SQF6 RDDTPER (M)	SQF6 RDDTPER (S)
78	DHUB::DRERRE							
	RXACFF_ RDDTPER	ADRCNTF_ RDDTPER	PLCNTF0_ RDDTPER	PLCNTF4_ RDDTPER	PLCNTF5_ RDDTPER	ST0CHKF_ RDDTPER	ST1CHKF_ RDDTPER	TSLRCCHK _RDDTPER
79	DHUB::DRERRE							
	DB1M_C1_ CRCTERR	DB1M_C1_ UCRCTERR	DB1M_C1_ ADRERR	DB1M_C1_ ECCERR	DB1N_C1_ CRCTERR	DB1N_C1_ UCRCTERR	DB1N_C1_ ADRERR	DB1N_C1_ ECCERR
7A	DHUB::DRERRE							
	C1_PLCNTRX_RDDTPER	C1_PLCNTTX_RDDTPER	(Not used)	(Not used)	(Not used)	DBF3_C1_ CRCTERR	DBF3_C1_ UCRCTERR	DBF3_C1_ ADRERR
7B	DHUB::							
	(Not used)							
7C	DHUB::PCIERR0/1							
	TXPE	PERR_OUT	SERR_OUT	SERR_IN	PERR_IN	RXPE	TGTABT	MSTABT
7D	DHUB::PCIERR0/1							
	TGTRXBUF1_ERR	TGTRXBUF2_ERR	TGTSEQ_ERR	TGTTXBUF0_ERR	TGTTXBUF1_ERR	XR_MSTSEQ_ERR	TGTTXBUF0_ERR	PXRXBUF0_ERR
7E	DHUB::PCIERR0/1							
	MSTSEQ_ERR	RETRY_ OVR	XR_ARB_ERR	XR_SLV_ERR	XPTXBUF0_ERR	XPCMDBUF_ERR	XPRXBUF0_ERR	MSTTXBUF0_ERR
7F	DHUB::PCIERR0/1							
	MSTTXBUF1_ERR	MSTTXBUF2_ERR	MSTRXBUF0_ERR	PXRXBUF0_ERR	MSTRXBUF1_ERR	MSTRXBUF2_ERR	(Not used)	BRG_ERR

Copyright © 2007, Hitachi, Ltd.

Format 8, Message E (processor failure : CHK1B)

	0	1	2	3	4	5	6	7
28	Format (x‘8’)				Message (x‘E’)			
29	Subcode (x‘7B’ : QDTA-MICRO CHK1B(4MP))							
2A	MPID							
2B	Y-Wing::INT_STATUS							
	CH08 INT STATUS	CH07 INT STATUS	CH06 INT STATUS	CH05 INT STATUS	CH04 INT STATUS	CH03 INT STATUS	CH02 INT STATUS	CH01 INT STATUS
2C	DHUB::MPA_STS							
	(Not used)	(Not used)	FCA INT B 8/4MP	DRR INT B 8/4MP	(Not used)	(Not used)	FCA CHK2 4MP	DRR CHK2 4MP
2D	DHUB::QDTA_DRMODEO							
	TREND_ EREN	DRRCHK1B _EREN	PCICHK1B_ EREN	YER_EREN	(Not used)	DRBACS2	DRBACS1	DRBACS0
2E	DHUB::QDTA_DRSTATS							
	CHK2	CHK2A (DRR_CTL)	CHK2B (DRR_DT)	CHK2C(DR R_MICRO)	CHK2D(CH SN_CTL)	CHK2E (CNSN_DT)	CHK2F (TO/ABT)	CHK1B
2F	DHUB::QDTA_DRSTATS							
	REV NO_#3	REV NO_#2	REV NO_#1	REV NO_#0	MP NO#3	MP NO#2	MP NO#1	MP NO#0
30	DHUB::QDTA_DRSTATS							
	ABORT	YWING_ ERR	(Not used)	(Not used)	IMP-ERR Warning	ROSC-ERR Warning	PASWD-ERR	T64ERR
31	DHUB::QDTA_DRERRC							
	(Not used)	WADBO_ XRBCERR	WADBO_ XRADRERR	XRSEQ_BL KACSERR_ S	XRSEQ_BL KACSERR_ M	WADBO_L MRDDTPER	PRM0_ RDPER	PRM1_ RDPER
32	DHUB::QDTA_DRERRE							
	CMD64SEQ _HWERR (M)	CMD64SEQ _RDPER (M)	CMD64SEQ _ENCERR (S)	PRM64_ WTPER	PRM64_ RDPER	RDBO_ DTPER	CMD64SEQ _SEQPER (M)	CMD64SEQ _DECERR (M)

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34 = X0 & Byte28 = F0 (WCHK1)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID (*1)							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	SP no. 2^1	SP no. 2^0	CTLR no.	DKU physical device no.				
25	Cylinder address (low order)							
26	Cylinder address (high order)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Subcode							
29	Not used							
|								
31								
32	Module ID							
33	Routine ID							
34	PCB number				Message code (x‘0’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type = DKU87I/x‘EF8E’ : LDEV type = DKU86I)							
37	(This information is not fixed until DKC reports SSB to HOST.)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							
40	Not used							
|								
7F								

*1: Failed processor number for WCHK1

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34:bit4-7=1 (Selective Reset) (1/3)

	0	1	2	3	4	5	6	7
00 – 05	Time stamp							
06	Format Message							
07	PCB type		Processor ID (Note)					
08 – 09	System error code							
0A – 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 – 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 – 17	Internal SSB log number							
18 – 19	Related failure log number							
1A – 1B	Related SIM log number							
1C – 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 – 22	Basic SSB							
23	Count							
24	Device address							
25	Cylinder address (Low)							
26	Cylinder address (High)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Not used (‘00’)							
29	DCN status							
	Force device busy	Channel connect request	Command chain execute	Path reserve	Stack status	Sense pending	Long Busy (Command process)	Processor connect
2A	DCN status							
	Single path mode	Gurant path mode	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	Garant path MP
2B	DCN flag							
	RST NTF/ RST ALG SSB PND	Pin Data pending	(RSV)	(RSV)	ODE pending	RSQ pending	SCI/SCE pending	PCH pending
2C	LCT initiation cause							
	0:Ready 1:Not ready	0:Disable 1:Enable	0: No SNS 1: 64SNS pending	0:Mount 1:Not mount	0: No RST ALG LPN 1: Exist	0: No SYS RST LPN 1: Exist	0:No stack 1:Exist	0: No wait SNS 1: Exist
2D	LCT initiation cause							
	0:No wait-RI 1:Exist	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	0:Others 1:DEV BSY JOB

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34:bit4-7=1 (Selective Reset) (2/3)

	0	1	2	3	4	5	6	7
2E	Command interface flag							
	Pending exist	SCE(RSP)	(RSV)	(RSV)	ODE pending	RSQ pending	SCI pending	PCH pending
2F	Command code							
30	Internal SSB log number							
31								
32	Related reset detailed log number							
33								
34	PCB number				Message code (x‘1’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type = DKU87I/x‘EF8E’ : LDEV type = DKU86I)*							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used (x‘00’)							
3D	Cylinder address							
3E								
3F	Head address							
40	Not used							
41	Not used							
42	Initialize interface information							
43								
44	Reset type code							
45								
46	1st reset type code							
47	Reset SSB type code							
48	Interrupt task code							
49	Self CHK1A difference code							
4A	Multi reset type code							
4B								
4C	Interrupted address							
4D								
4E								
4F								
50	Interrupted operation code							
51								
52								
53								
54	Current LDEV number							
55								
56	Current LPN number							
57								
58	Initiation cause code							
59								
5A	Command interface							
5B	DSB (from LCT)							
5C	sys status							
5D	REQ ID (from LCT)							
5E	JCB ID (from LCT)							
5F								
60	wchklmpbitmap (from LCT)							
61								
62								
63								

* : This information is not fixed until DKC reports SSB to HOST.

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34:bit4-7=1 (Selective Reset) (3/3)

	0	1	2	3	4	5	6	7
64		jcb id						
65								
66		req id						
67		Job type code						
68		job status						
69		Executing processor number						
6A		Initiation cause code						
6B		Initiation detail code						
6C		EXITFLAG AREA						
6D								
6E								
6F								
70		DCN (wldcn1l)						
71								
72								
73								
74		DCN (wldcn2l)						
75								
76								
77								
78		RIW						
79								
7A								
7B								
7C		SLV-DCN (slvdcnr)						
7D								
7E								
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34:bit4-7=3 (Wait SENSE Timeout) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	PCB type		Processor ID (Note)					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (Low)							
26	Cylinder address (High)				Head address			
27	Format (x'8')				Message (x'E')			
28	Not used ('00')							
29	LDEV#							
2A	24-byte format	Basic SSB			32-byte format	Basic SSB		
2B								
2C						Exception code		
2D		F/M						
2E		System error code				System error code		
2F								
30	Reset internal SSB number							
31								
32	Detail log number for RESET							
33								
34	PCB number				Message code (x'3')			
35	SSID (low) of self subsystem							
36	Symptom code (x'FF8E' : LDEV type = DKU87I/x'EF8E' : LDEV type = DKU86I)*							
37								
38	Log and message control (x'00')							
39	Program action code (x'00')							
3A	Configuration information							
3B								
3C	Not used (x'00')							
3D	Cylinder address							
3E								
3F	Head address							

* : This information is not fixed until DKC reports SSB to HOST.

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34:bit4-7=3 (Wait SENSE Timeout) (2/2)

	0	1	2	3	4	5	6	7
40								
41		Not used						
42								
43								
44								
45								
46								
47								
48								
49								
4A								
4B								
4C								
4D								
4E								
4F								
50								
51								
52								
53								
54								
55								
56		LPN						
57								
58		Not used						
5F								
60								
61		Timeout SSB						
62								
63								
64								
65								
66								
67								
68								
69								
6A								
6B								
6C								
6D								
6E								
6F								
70								
71								
72								
73								
74								
75								
76								
77								
78								
79								
7A								
7B								
7C								
7D								
7E								
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34:bit4-7=5 (CHK1B Reset) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	PCB type		Processor ID					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (Low)							
26	Cylinder address (High)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Related internal SSB log number							
29								
2A	Not used							
2B	Not used							
2C	Old PSW							
2D								
2E								
2F								
30	Internal SSB log number (RESET)							
31								
32	Related RESET detail log number							
33								
34	PCB number				Message code (x‘5’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type = DKU87I/x‘EF8E’ : LDEV type = DKU86I)*							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used (x‘00’)							
3D	Cylinder address							
3E								
3F	Head address							

* : This information is not fixed until DKC reports SSB to HOST.

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34:bit4-7=5 (CHK1B Reset) (2/2)

	0	1	2	3	4	5	6	7
40		Not used						
41		Not used						
42		Initialize interface information						
43								
44		Reset type code						
45								
46		1st reset type code						
47		Reset SSB type code						
48		Interrupt task code						
49		Self CHK1A difference code						
4A		Multi reset type code						
4B								
4C		Interrupted address						
4D								
4E								
4F								
50		Interrupted operation code						
51								
52								
53								
54		Current LDEV number						
55								
56		Current LPN number						
57								
58		Initiation cause code						
59								
5A		Command interface						
5B		DSB (from LCT)						
5C		sys status						
5D		REQ ID (from LCT)						
5E		JCB ID (form LCT)						
5F								
60		wchklmpbitmap (from LCT)						
61								
62								
63								
64		jcb id						
65								
66		req id						
67		Job type code						
68		job status						
69		Executing processor number						
6A		Initiation cause code						
6B		Initiation detail code						
6C		Command code						
6D		Channel sequence						
6E		Reserved						
6F								
70		DCN						
|								
|								
77								
78		DKCMAIN program counter						
79								
7A								
7B								
7C		SLV-DCN (slvdcnr)						
7D								
7E								
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34:bit4-7=6 (DKC Internal Reset) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	PCB type		Processor ID					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (Low)							
26	Cylinder address (High)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Not used							
29								
2A								
2B								
2C	Old PSW							
2D								
2E								
2F								
30	Internal SSB log number							
31								
32	Reset detail log number							
33								
34	PCB number				Message code (x‘6’)			
35	SSID (Low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type = DKU87I/x‘EF8E’ : LDEV type = DKU86I)*							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used (x‘00’)							
3D	Cylinder address							
3E								
3F	Head address							

* : This information is not fixed until DKC reports SSB to HOST.

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34:bit4-7=6 (DKC Internal Reset) (2/2)

	0	1	2	3	4	5	6	7
40		Not used						
41		Not used						
42		Initialize interface information						
43								
44		Reset type code						
45								
46		1st reset type code						
47		Reset SSB type code						
48		Interrupt task code						
49		Self CHK1A difference code						
4A		Multi reset type code						
4B								
4C		Interrupted address						
4D								
4E								
4F								
50		Interrupted operation code						
51								
52								
53								
54		Current LDEV number						
55								
56		Current LPN						
57								
58		Initiation cause code						
59								
5A		Command interface						
5B		DSB (from LCT)						
5C		sys status						
5D		REQ ID (from LCT)						
5E		JCB ID (form LCT)						
5F								
60		wchklmpbitmap (from LCT)						
61								
62								
63								
64		jcb id						
65								
66		req id						
67		Job type code						
68		job status						
69		Executing processor number						
6A		Initiation cause code						
6B		Initiation detail code						
6C		Command code						
6D		Channel sequence						
6E		Reserved						
6F								
70		DCN						
|								
|								
77								
78		DKCMAIN program counter						
79								
7A								
7B								
7C		SLV-DCN (slvdcnr)						
7D								
7E								
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34:bit4-7=7 (LCP Internal Reset) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	PCB type		Processor ID					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	Internal SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (Low)							
26	Cylinder address (High)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Not used							
29	Not used							
2A	Internal Selective Reset cause							
2B								
2C	For Hotline	Old PSW			For INT SEL RST	LCP error code		
2D								
2E						x‘00’		
2F						x‘00’		
30	Internal SSB log number							
31								
32	Reset detail log number							
33								
34	PCB number				Message code (x‘7’)			
35	SSID (Low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type = DKU87I/x‘EF8E’ : LDEV type = DKU86I)*							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used (x‘00’)							
3D	Cylinder address							
3E								
3F	Head address							

* : This information is not fixed until DKC reports SSB to HOST.

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34:bit4-7=7 (LCP Internal Reset) (2/2)

	0	1	2	3	4	5	6	7
40		Not used						
41		Not used						
42		Initialize interface information						
43								
44		Reset type code						
45								
46		1st reset type code						
47		Reset SSB type code						
48		Interrupt task code						
49		Self CHK1A difference code						
4A		Multi reset type code						
4B								
4C		Interrupted address						
4D								
4E								
4F								
50		Interrupted operation code						
51								
52								
53								
54		Current LDEV number						
55								
56		Current LPN						
57								
58		Initiation cause code						
59								
5A		Command interface						
5B		DSB (from LCT)						
5C		sys status						
5D		REQ ID (from LCT)						
5E		JCB ID (form LCT)						
5F								
60		wchklmpbitmap (from LCT)						
61								
62								
63								
64		jcb id						
65								
66		req id						
67		Job type code						
68		job status						
69		Executing processor number						
6A		Initiation cause code						
6B		Initiation detail code						
6C		Command code						
6D		Channel sequence						
6E		Reserved						
6F								
70		DCN						
77								
78		DKCMAIN program counter						
79								
7A								
7B								
7C		SLV-DCN (slvdcnr)						
7D								
7E								
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34:bit4-7=8 (Force Reset) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (Low)							
26	Cylinder address (High)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Not used (x‘00’)							
29	Not used (x‘00’)							
2A	Not used (x‘00’)							
2B	Not used (x‘00’)							
2C	Old PSW							
2D								
2E								
2F								
30	Internal SSB log number (RESET)							
31								
32	Reset detail log number							
33								
34	PCB number				Message code (x‘8’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type=DKU87I / x‘EF8E’ : LDEV type = DKU86I)							
37	This information is not fixed unit DKC reports SSB to HOST.							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34:bit4-7=8 (Force Reset) (2/2)

	0	1	2	3	4	5	6	7
40		Not used (x‘00’)						
41		Not used (x‘00’)						
42		Initialize interface information						
43								
44		Reset type code						
45								
46		1st reset type code						
47		Reset SSB type code						
48		Interrupt task code						
49		Self CHK1A difference code						
4A		Multi reset type code						
4B								
4C		Interrupted address						
4D								
4E								
4F								
50		Interrupted operation code						
51								
52								
53								
54		Current LDEV number						
55								
56		Current LPN						
57								
58		Initiation cause code (from LCT)						
59								
5A		Command interface (from LCT)						
5B		DSB (from LCT)						
5C		sys status						
5D		REQ ID (from LCT)						
5E		JCB ID (form LCT)						
5F								
60		wchklmpbitmap (from LCT)						
61								
62								
63								
64		jcb id						
65								
66		req id						
67		Job type code						
68		job status						
69		Executing processor number						
6A		Initiation cause code						
6B		Initiation detail code						
6C		Command code						
6D		Channel sequence						
6E		Reserved						
6F								
70		DCN						
|								
77								
78		DKCMAIN program counter						
|								
7B								
7C		SLV-DCN (slvdcnr)						
|								
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8E & Byte34:bit4-7=9 (Logical Inconsistency Reset) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (Low)							
26	Cylinder address (High)				Head address			
27	Format (x‘8’)				Message (x‘E’)			
28	Not used (x‘00’)							
29								
2A								
2B								
2C	Old PSW (Interruption source address)							
2D								
2E								
2F								
30	Internal SSB log number (RESET)							
31								
32	Reset detail log number							
33								
34	PCB number				Message code (x‘9’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type=DKU87I / x‘EF8E’ : LDEV type = DKU86I)							
37	This information is not fixed unit DKC reports SSB to HOST.							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8E & Byte34:bit4-7=9 (Logical Inconsistency Reset) (2/2)

	0	1	2	3	4	5	6	7
40		Not used (x‘00’)						
41		Not used (x‘00’)						
42		Initialize interface information						
43								
44		Reset type code						
45								
46		1st reset type code						
47		Reset SSB type code						
48		Interrupt task code						
49		Self CHK1A difference code						
4A		Multi reset type code						
4B								
4C		Interrupted address						
4D								
4E								
4F								
50		Interrupted operation code						
51								
52								
53								
54		Current LDEV number						
55								
56		Current LPN						
57								
58		Initiation cause code (from LCT)						
59								
5A		Command interface (from LCT)						
5B		DSB (from LCT)						
5C		sys status						
5D		REQ ID (from LCT)						
5E		JCB ID (form LCT)						
5F								
60		wchklmpbitmap (from LCT)						
61								
62								
63								
64		jcb id						
65								
66		req id						
67		Job type code						
68		job status						
69		Executing processor number						
6A		Initiation cause code						
6B		Initiation detail code						
6C		Command code						
6D		Channel sequence						
6E		Reserved						
6F								
70		DCN						
|								
77								
78		DKCMAIN program counter						
|								
7B								
7C		SLV-DCN (slvdcnr)						
|								
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 8F (Logical Inconsistency) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (Low)							
26	Cylinder address (High)				Head address			
27	Format (x‘8’)				Message (x‘F’)			
28	Module ID							
29	Routine ID							
2A	Error information							
2B								
2C								
2D								
2E								
2F								
30								
31								
32								
33								
34	PCB number				Message code (x‘00’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF8E’ : LDEV type=DKU87I / x‘EF8E’ : LDEV type =DKU86I)							
37	This information is not fixed unit DKC reports SSB to HOST.							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = 8F (Logical Inconsistency) (2/2)

	0	1	2	3	4	5	6	7
40								
41		Error information						
42								
43								
44								
45								
46								
47								
48								
49								
4A								
4B								
4C								
4D								
4E								
4F								
50								
51								
52								
53								
54								
55								
56								
57								
58								
59								
5A								
5B								
5C								
5D								
5E								
5F								
60								
61								
62								
63								
64								
65								
66								
67								
68								
69								
6A								
6B								
6C								
6D								
6E								
6F								
70								
|								
73								
74								
|								
77								
78								
|								
7B								
7C								
|								
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = 9F (Trace data/Log data) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	Processor ID							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (Low)							
26	Cylinder address (High)				Head address			
27	Format (x‘9’)				Message (x‘F’)			
28	Module ID (*2)							
29	Routine ID (*2)							
2A	Error information							
33								
34	PCB number				Message code (x‘00’)			
35	SSID (low) of self subsystem							
36	Symptom code (x‘FF9F’)							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used (x‘00’)							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, 2009, Hitachi, Ltd.

Byte27 = 9F (Trace data/Log data) (2/2)

	0	1	2	3	4	5	6	7
40	Error information							
7F								

*1:

(1) The pare of system error code x‘AE5A’ (Drive not Ready) and x‘A772’ are reported even when one of the following processes has completed successfully. These indicate the PDEV spin down executed correctly and do not mean the error condition. Please ignore them.

- PDEV replace
- DKU Inline execution at Installation or at PDEV expansion.

(2) System error code x‘AE5B’ (Unit Attention) is reported even after one of the following processes has completed successfully. It indicates the PDEV was reset correctly and does not mean the error condition. Please ignore it.

- DKA replace
- DKA expansion
- PDEV expansion
- DKA micro-program exchange
- PDEV micro-program exchange

*2: The details information of every Module ID & Routine ID

- Module ID & Routine ID=0xC3A5 : The Specified R-VOL of HRC is still Online from the HOST.
  (Add Pair operation from the host was rejected)

Check the SSB.LOG on SVP of the specified MCU. SSB containing EC=C3A5 on the specified R-VOL number should be logged.

(1) Analyze the SSB.LOG
Refer to the case of Byte27=0X(X≠8/A) for the way of tracing an on-line host.
But, only the Byte position of BitMap information is different. Refer to Byte100(0x64)-103(0x67) of SSB for the BitMap information.

*3: System error code x‘507F’ is LOG which shows that the function of MODE277 is not effective. PS OFF/ON is required in order to confirm the function of MODE277.

*4: In case of Mode 449 ON at the primary subsystem of UR, if the secondary subsystem is powered off or the path between primary and secondary subsystem is blocked, error code DB00 might be displayed on primary subsystem.
These error codes, which are generated when the communication between primary and secondary subsystem fails, doesn’t indicate any failures.
Please ignore them.

Copyright © 2007, 2011, Hitachi, Ltd.

Byte27 = EC (Environment Monitor Detected DKC Failure) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (Low)							
26	Cylinder address (High)				Head address			
27	Format (x‘E’)				Message (x‘C’)			
28	Error detection code (*1)							
29	Error detection code (*2)							
2A	Error reason code (*3)							
2B	Reserved area							
2C								
2D								
2E								
2F								
30								
31								
32								
33								
34	PCB number (don’t care)				Message code (don’t care)			
35	SSID (low) of self subsystem (don’t care)							
36	Symptom code (x‘FFEC’)							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information (don’t care)							
3B								
3C	Not used							
3D	Cylinder address (don’t care)							
3E								
3F	Head address (don’t care)							

Copyright © 2007, 2010, Hitachi, Ltd.

Byte27 = EC (Environment Monitor Detected DKC Failure) (2/2)

	0	1	2	3	4	5	6	7
40	Error Detection Code (*1)							
41	Error Component Code (*2)							
42	Error Reason Code (*3)							
43								
⋮	Not used							
7F								

*1: Error Detection Code

Code	Detection
10	SSVP/MN
20	
30	
00	Others

*2: Error Component Code

Code	Component	Code	Component
10	SSVP/MN	D0	ACBOX-1
11		D1	ACBOX-2
A0			
A1			
A2			
A3	Others		

*3: Error Reason Code (1/2)

Code	Reason
10	Abnormal temperature (over60°C) is detected.
11	Abnormal temperature (over60°C) is detected.
12	Abnormal temperature (over45°C) is detected.
13	Abnormal temperature (over45°C) is detected.
20	Voltage alarm has been detected.
40	PS × 1 box abnormality has been detected.
41	PS × 2 box abnormality has been detected.
42	PS × 3 box abnormality has been detected.
43	PS × 4 box abnormality has been detected.
44	PS × 5 box abnormality has been detected.
45	PS × 6 box abnormality has been detected.
50	Battery- × 1 abnormality has been detected.
51	Battery- × 2 abnormality has been detected.
52	Battery- × 3 abnormality has been detected.
53	Battery- × 4 abnormality has been detected.
54	Battery- × 5 abnormality has been detected.
60	Abnormal AC power occurred.

Copyright © 2007, 2010, Hitachi, Ltd.

*3: Error Reason Code (2/2)

Code	Reason
70	Low rotation speed of F-FAN 11 has been detected when Error Detection Code 1 is 10.
70	Low rotation speed of F-FAN 21 has been detected when Error Detection Code 1 is 11.
71	Low rotation speed of F-FAN 12 has been detected when Error Detection Code 1 is 10.
71	Low rotation speed of F-FAN 22 has been detected when Error Detection Code 1 is 11.
72	Low rotation speed of R-FAN 11 has been detected when Error Detection Code 1 is 10.
72	Low rotation speed of R-FAN 21 has been detected when Error Detection Code 1 is 11.
73	Low rotation speed of R-FAN 12 has been detected when Error Detection Code 1 is 10.
73	Low rotation speed of R-FAN 22 has been detected when Error Detection Code 1 is 11.
74	Low rotation speed of F-FAN 31 has been detected when Error Detection Code 1 is 10.
74	Low rotation speed of F-FAN 41 has been detected when Error Detection Code 1 is 11.
75	Low rotation speed of F-FAN 32 has been detected when Error Detection Code 1 is 10.
75	Low rotation speed of F-FAN 42 has been detected when Error Detection Code 1 is 11.
76	Low rotation speed of R-FAN 31 has been detected when Error Detection Code 1 is 10.
76	Low rotation speed of R-FAN 41 has been detected when Error Detection Code 1 is 11.
77	Low rotation speed of R-FAN 32 has been detected when Error Detection Code 1 is 10.
77	Low rotation speed of R-FAN 42 has been detected when Error Detection Code 1 is 11.
85	JP1 for SVP (BASIC) remains.
86	JP1 for SVP (ADDITION) remains.
90	Environment monitor register access error.
93	CE INH Register error.
9A	DKCMN ready off.
A0	An environment monitors alarm disagreement.
A1	An environment monitors P/S On disagreement.
A2	An environment monitors P/S Off disagreement.
A3	EPO unmatched.
A4	Battery output unmatched.
A6	REMOTE signal unmatched.
E3	Duplex SVP Setup fail.
F2	Cable error between PS P/L and DKCPNL.
F3	Cable error between DKCBOX and SBBOX. (Only Rack Model)

Copyright © 2007, 2011, Hitachi, Ltd.

Byte27 = EE (Environment Monitor Detected DKU Failure) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
|								
05								
06	Format Message							
07	Processor ID							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (Low)							
26	Cylinder address (High)				Head address			
27	Format (x‘E’)				Message (x‘E’)			
28	Error Detection code (*1)							
29	Error Component code (*2)							
2A	Error Reason code (*3)							
2B	Reserved area							
2C								
2D								
2E								
2F								
30								
31								
32								
33								
34	PCB number (don’t care)				Message code (don’t care)			
35	SSID (low) of self subsystem (don’t care)							
36	Symptom code (x‘FFEC’)							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information (don’t care)							
3B								
3C	Not used							
3D	Cylinder address (don’t care)							
3E								
3F	Head address (don’t care)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = EE (Environment Monitor Detected DKU Failure) (2/2)

	0	1	2	3	4	5	6	7
40	Error Detection Code (*1)							
41	Error Component Code (*2)							
42	Error Reason Code (*3)							
43	Not used							
⋮								
7F								

*1: Error Detection Code

Code	Detection
40	DKA-CL1
48	DKA-CL2
80	FSWx01-L
82	FSWx01-U
A0	FSWx23-L
A2	FSWx23-U

*2: Error Component Code

Code	Detection	Code	Component
B0	HDU-RK00	D0	HDU-RK20
B1	HDU-RK01	D1	HDU-RK21
B2	HDU-RK02	D2	HDU-RK22
B3	HDU-RK03	D3	HDU-RK23
C0	HDU-RK10	E0	HDU-RK30
C1	HDU-RK11	E1	HDU-RK31
C2	HDU-RK12	E2	HDU-RK32
C3	HDU-RK13	E3	HDU-RK33

Copyright © 2007, Hitachi, Ltd.

*3: Error Reason Code

Code	Reason
22	ACDC alarm has been detected.
30	DKUPS-01 abnormality has been detected.
31	DKUPS-00 abnormality has been detected.
32	DKUPS-11 abnormality has been detected.
33	DKUPS-10 abnormality has been detected.
36	HDD-PL 12 Voltage fail 1(1) has been detected.
37	HDD-PL 12 Voltage fail 1(2) has been detected.
38	LEDPNL-R abnormality has been detected.
39	LEDPNL-L abnormality has been detected.
98	PS ON abnormality (Cluster 1) has been detected.
99	PS ON abnormality (Cluster 2) has been detected.
3A	LEDPNL-R ON abnormality has been detected.
3B	LEDPNL-L ON abnormality has been detected.
94	FSW access error abnormality (Cluster 1) has been detected.
95	FSW access error abnormality (Cluster 2) has been detected.
BC	Cluster 1-DKA alarm disagreement.
BD	Cluster 2-DKA alarm disagreement.
BE	Cluster 1-FSW alarm disagreement.
BF	Cluster 2-FSW alarm disagreement.

Copyright © 2007, 2011, Hitachi, Ltd.

Byte27 = F0 (Operation Terminated) (1/2)

	0	1	2	3	4	5	6	7
00 — 05	Time stamp							
06	Format Message							
07	PCB type		Processor ID (Note)					
08 09	System error code							
0A 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 17	SSB log number							
18 19	Related failure log number							
1A 1B	Related SIM log number							
1C 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 21 22	Basic SSB							
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘F’)				Message (x‘0’)			
28	Not used (x‘00’)							
29	Not used (x‘00’)							
2A	Not used (x‘00’)							
2B 2C	Hardware level (*1)							
2D 2E	SSID of mate subsystem (x‘0000’ for EDCC)							
2F	Maker code & Manufacture code (x‘00’)							
30	Not used (x‘00’)							
31	Module ID							
32	Routine ID							
33	PCB number				Message code (x‘0’)			
34 35	SSID of self subsystem							
36 37	Symptom code (x‘FFF0’)							
38	Log and message control (x‘00’)							
39	Program action code (x‘1D’)							
3A 3B	Configuration information							
3C	Not used (x‘00’)							
3D 3E	Cylinder address							
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = F0 (Operation Terminated) (2/2)



*1: Hardware level

Bit0 : Hardware level flag

For bit0 = 0

Bit 1 : Not used
Bit 2 ~ 3 : SP number
Bit 4 ~ 5 : CHLs per Cluster
00 : 4
01 : 8
10 : Not used
11 : Not used
Bit 6 : NVS
0 : Without NVS
1 : With NVS
Bit 7 : Not used
Bit 8 ~ 10 : Cache size
000 : Non cache
001 : 256MB
010 : 512MB
011 : 768MB
100 : 1024MP
101 : 1280MP
110 : 1536MP
111 : Over 1536MB
Bit11 ~ 13 : Cluster hardware level
Bit14 ~ 15 : Cache/NVS hardware level

For bit0 = 1

Bit 1 : Not used
Bit 2 ~ 3 : SP number
Bit 4 ~ 5 : CHLs per Cluster
0000 : Parallel = 4, Serial = 0
0001 : Parallel = 8, Serial = 0
0010 : Parallel = 4, Serial = 2
0100 : Parallel = 4, Serial = 4
0110 : Parallel = 0, Serial = 2
1000 : Parallel = 0, Serial = 4
1010 : Parallel = 0, Serial = 8
1100 : Parallel = 0, Serial = 8
Bit 8 : DUAL FRAME
0 : DUAL FRAME
1 : MODULAR POWER
Bit 9 ~ 11 : Cache size
000 : Non cache
001 : 256MB
010 : 512MB
011 : 768MB
100 : 1024MB
101 : 1280MB
110 : 1536MB
111 : Over 1536MB
Bit12 ~ 13 : Cluster hardware level
Bit14 ~ 15 : Cache/NVS hardware level

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = F1 (Micro-program Detected Cache Failure) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	PCB type		Processor ID (Note)					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘F’)				Message (x‘1’)			
28	Queue transition in progress (Side A)	Queue transition in progress (Side B)	Free SGCB queue operation in progress	Free SLCB queue operation in progress	Free GRPT queue operation in progress	Not used		
29	Not used							*
	VDEV number							*
2A	Queue type							*
	VDEV number		Slot number					*
2B	Queue number							*
	Slot number							*
2C	Queue number							*
	Slot number							*
2D	SSID of mate subsystem (x‘0000’ for EDCC)							
2E								
2F	Maker code & Manufacture code (x‘00’)							

* : When byte 28, bit2-4 = 000, upper value is valid.
: When byte 28, bit2-4 ≠ 000, lower value is valid.

Copyright © 2007, Hitachi, Ltd.

Byte27 = F1 (Micro-program Detected Cache Failure) (2/2)

	0	1	2	3	4	5	6	7
30	Not used (x‘00’)							
31	Module ID							
32	Routine ID							
33	PCB number				Message code (x‘0’)			
34	SSID of self subsystem							
35								
36	Symptom code (x‘FFF1’)							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used (x‘00’)							
3D	Cylinder address							
3E								
3F	Head address							
40	Error information							
7F								

Copyright © 2007, Hitachi, Ltd.

Byte27 = F2 (CACHE CHK2)

	0	1	2	3	4	5	6	7
00 – 05	Time stamp							
06	Format Message							
07	Processor ID							
08 – 09	System Error code							
0A – 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP REPORT	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV#high (Logical DKC#)							
12 – 13	LDEV#low (Logical DKC in LDEV#)							
14	CDEV#							
15	RDEV#							
16 – 17	Internal SSB Log Number							
18 – 19	Related Failure Log Number							
1A – 1B	Related SIM Log Number							
1C – 1D	Related SSB Log Number							
1E	Host Information							
1F	SCB (x‘35’)							
20 – 22	Basic SSB							
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘F’)				Message (x‘2’)			
28	Subcode (See following pages)							
29 – 2C	Detail Information (See following pages)							
2D – 2E	SSID for Other Subsystem (x‘0000’ for EDCC)							
2F	Maker code & Manufacture code (x‘00’)							
30	Hardware Information (See Following Pages.)							
31	Module ID							
32	Routine ID							
33	PCB number (Note)				Errcode (don’t care)			
34 – 35	SSID of self subsystem							
36 – 37	Symptom code (x‘FFF2’)							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A – 3B	Configuration Information							
3C	RSV							
3D – 3E	Cylinder address							
3F	Head address							
40 – 7F	Detail Information (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = F2 (CACHE CHK2) Byte28-31 Detail

	0	1	2	3	4	5	6	7
28	Subcode							
	Error Detected: ‘1’ = P PATH ERR (DTA), ‘3’ = P PATH ERR (CSW), ‘5’ = C PATH ERR (CSW), ‘7’ = C PATH ERR (CMA), ‘8’ = CACHE BOARD ERR, ‘9’ = CACHE MEMORY ERR ‘A’ = P PATH ERR (between calibration execution) ‘B’ = C PATH ERR (between calibration execution)				CARB BOARD ERR ‘0’ = NO ‘1’ = YES	CMA BOARD ERR ‘0’ = NO ‘1’ = YES	CARB REG LOG ERR ‘0’ = OK ‘1’ = NG	CMA REG LOG ERR ‘0’ = OK ‘1’ = NG
29	Transfer Information							
	Transfer P/K Type and Master Path ‘0’ = ESCON I/F CHA ‘2’ = FICON I/F CHA ‘5’ = OPEN-FC I/F CHA ‘8’ = FIBRE I/F DKA				Transfer Mode ‘0’ = DMA0 ‘1’ = DMA1 ‘4’ = PMA ‘6’ = FCA0 ‘7’ = FCA1 ‘8’ = DRR ‘A’ = ESCON ‘B’ = EXDMA			
2A	Act Mode							
	‘0’ = Normal Write, ‘1’ = Read ‘2’ = 2 Slave Write, ‘3’ = CtoC Cache Copy ‘4’ = CinC Cache Copy				(RSV)	(RSV)	(RSV)	(RSV)
2B	Using Path Code							
	P PATH# ‘0’ = P#0 ‘1’ = P#1	SLAVE#1 CACHE P/K# (‘0’ ~ ‘7’)			LOG PATH# ‘0’ = ORIGIN ‘1’ = OTHER	SLAVE#2 CACHE P/K# (‘0’ ~ ‘7’)		
2C	STATUS0 (SLAVE 1) byte0							
	STATUS0 ERR	STATUS0 CARB ERR	STATUS0 CMA ERR	STATUS0 CMA STATUS ERR	STATUS0 CARB UNINITIAL	STATUS0 CARB WARNING	STATUS0 CMA WARNING 0	STATUS0 CMA WARNING 1

30	STATUS0 (SLAVE 1) byte0							
	STATUS0 PATH ID# (‘0’ ~ ‘F’)				STATUS0 CMA UNINITIAL	STATUS0 Answer CACHE#		

Copyright © 2007, Hitachi, Ltd.

Byte27 = F2 (CACHE CHK2) Byte40-4D Detail

	0	1	2	3	4	5	6	7
40	STATUS0 (SLAVE#1) byte2							
	STATUS0 PXIP OUT DATA ERR	STATUS0 PXIP OUT SLRC ERR	STATUS0 PXAC OUT PERR	STATUS0 PXRAMO OUT PERR	(RSV)	STATUS0 PXRXF OUT DATA ERR	STATUS0 PXRXF OUT SLRC ERR	STATUS0 SXSW IN PERR
41	STATUS0 (SLAVE#1) byte3							
	STATUS0 PXTXR IN PEER	STATUS0 PXTXR OUT PERR	STATUS0 PX MIC ERR	STATUS0 PX TIME OUT	STATUS0 PX HW ERR	STATUS0 PX UNCRE	STATUS0 ARB ERR	STATUS0 CMA ERRINT
42	STATUS0 (SLAVE#1) byte4							
	STATUS0 CXOR IN PERR	STATUS0 CXIP OUT DATA ERR	STATUS0 CXIP OUT SLRC ERR	STATUS0 SXSR IN PERR	STATUS0 CX TIME OUT	STATUS0 CX HW ERR	STATUS0 CARB STATUS ID ERR	(RSV) INVLD COM
43	STATUS0 (SLAVE#1) byte5							
	STATUS0 BOARD DISABLE	STATUS0 MEM NOT RDY	STATUS0 MODULE DISABLE	STATUS0 MEM BACKUP MODE	STATUS0 DIAG UMNT	STATUS0 GCTLERR	STATUS0 REG CODE ER	STATUS0
44	STATUS0 (SLAVE#1) byte6							
	STATUS0 PKID PERR	STATUS0 GSLRCER / TOOUT	STATUS0 DT PKT ER / MCLKER	STATUS0 CMD PKT ER/ PCLKER	STATUS0 MODULE ER / ABTERR	STATUS0 HCTL ER	STATUS0 MCTL ER	STATUS0 BRD ER
45	STATUS0 (SLAVE#1) byte7							
	(RSV)	STATUS0 GSLRCER / TOUT	STATUS0 DT PKT ER / MCLKER	STATUS0 LOOP PTY ER0	STATUS0 MODULE ER / ABTERR	STATUS0 LOOP PTY ER1	STATUS0 MCTL ER	STATUS0 BRD ER
46	STATUS1 (SLAVE2) byte0							
	STATUS1 ERR	STATUS1 CARB ERR	STATUS1 CMA ERR	STATUS1 CMA STATUS ERR	STATUS1 CARB UNINITIAL	STATUS1 CARB WARNING	STATUS1 CMA WARNING0	STATUS1 CMA WARNING1
47	STATUS1 (SLAVE#2) byte1							
	STATUS1 PATH ID# (‘0’ ~ ‘F’)				STATUS1 CMA UNINITIAL	STATUS1 Answer CACHE#		
48	STATUS1 (SLAVE#2) byte2							
	STATUS1 PXIP OUT DATA ERR	STATUS1 PXIP OUT SLRC ERR	STATUS1 PXAC OUT PERR	STATUS1 PXRAMO OUT PERR	(RSV)	STATUS1 PXRXF OUT DATA ERR	STATUS1 PXRXF OUT SLRC ERR	STATUS1 SXSW IN PERR
49	STATUS1 (SLAVE#2) byte3							
	STATUS1 PXTXR IN PEER	STATUS1 PXTXR OUT PERR	STATUS1 PX MIC ERR	STATUS1 PX TIME OUT	STATUS1 PX HW ERR	STATUS1 PX UNCRE	STATUS1 ARB ERR	STATUS1 CMA ERRINT
4A	STATUS1 (SLAVE#2) byte4							
	STATUS1 CXOR IN PERR	STATUS1 CXIP OUT DATA ERR	STATUS1 CXIP OUT SLRC ERR	STATUS1 SXSR IN PERR	STATUS1 CX TIME OUT	STATUS1 CX HW ERR	STATUS1 CARB STATUS ID ERR	(RSV)
4B	STATUS1 (SLAVE#2) byte5							
	STATUS1 BOARD DISABLE	STATUS1 MEM NOT RDY	STATUS1 MODULE DISABLE	STATUS1 MEM BACKUP MODE	STATUS1 DIAG UMNT	STATUS1 GCTLERR	STATUS1 REG CODE ER	STATUS1 INVLD COM
4C	STATUS1 (SLAVE#2) byte6							
	STATUS1 PKID PERR	STATUS1 GSLRCER / TOOUT	STATUS1 DT PKT ER / MCLKER	STATUS1 CMD PKT ER/ PCLKER	STATUS1 MODULE ER / ABTERR	STATUS1 HCTL ER	STATUS1 MCTL ER	STATUS1 BRD ER
4D	STATUS1 (SLAVE#2) byte7							
	(RSV)	STATUS1 GSLRCER/ TOUT	STATUS1 DT PKT ER / MCLKER	STATUS1 LOOP PTY ER0	STATUS1 MODULE ER / ABTERR	STATUS1 LOOPPTY ER1	STATUS1 MCTL ER	STATUS1 BRD ER

Copyright © 2007, Hitachi, Ltd.

Byte27 = F2 (CACHE CHK2) Byte4E-7F Detail

(1) Byte28 = 1x, 3x, Ax (1/4)

	0	1	2	3	4	5	6	7
4E	CARB::PxERR0 Byte0							
	Px IPPERR	Px IPPLERR	Px IPECERR	Px IPSLERR	Px IPXPERR	Px IPXAPERR	Px SEQAMACS ERR	Px SEQAMIC4 ERR
4F	CARB::PxERR0 Byte1							
	Px SEQAE ERR1	Px SEQAE ERR0	Px SEQAD ERR1	Px SEQAD ERR0	Px SEQA PERR1	Px SEQA PERR0	Px SEQATCNT ERR	Px SEQACMP ERR
50	CARB::PxERR0 Byte2							
	Px RXFDEF CNT ERR	Px RXFXX CNT ERR	Px RXFX CNT ERR	Px RXFYY CNT ERR	Px RXFY CNT ERR	Px RXFSL ERR	Px RXFEC ERR	Px RXFP ERR
51	CARB::PxERR0 Byte3							
	Px RXFPLERR	Px WR1 TIMOUT	Px WR1 TMRPERR	Px SMACS	(RSV)	Px SEQG BCNT ERR	Px IP POERR	Px RXF PD ERR
52	CARB::PxERR0 Byte4							
	Px SEQBE ERR1	Px SEQBE ERR0	Px SEQBD ERR1	Px SEQBD ERR0	Px SEQB PERR1	Px SEQB PERR0	Px SEQBT CNT ERR	Px SEQB CMP ERR
53	CARB::PxERR0 Byte5							
	Px DRPERR	Px DRXPERR	Px DRXXPERR	Px DRYPERR	Px DRYYPERR	Px NOTUSE	Px NOTUSE	Px NOTUSE
54	CARB::PxERR0 Byte6							
	Px SEQCE ERR1	Px SEQCE ERR0	Px SEQCD ERR1	Px SEQCD ERR0	Px SEQC PERR1	Px SEQC PERR0	Px SEQCT CNT ERR	Px SEQC CMP ERR
55	CARB::PxERR0 Byte7							
	Px SEQGE ERR1	Px SEQGE ERR0	Px SEQGD ERR1	Px SEQGD ERR0	Px SEQG PERR1	Px SEQG PERR0	Px SEQGT CNT ERR	Px SEQG CMP ERR
56	CARB::PxERR0 Byte10							
	Px SEQHE ERR1	Px SEQHE ERR0	Px SEQHD ERR1	Px SEQHD ERR0	Px SEQH PERR1	Px SEQH PERR0	Px SEQHT CNT ERR	Px SEQH CMP ERR
57	CARB::PxERR0 Byte11							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	ACKLPERR	ERRLPERR
58	CARB::PxERR0 Byte12							
	Px SEQTXPE ERR1	Px SEQTXPE ERR0	Px SEQTXPD ERR1	Px SEQTXPD ERR0	Px SEQTXP PERR1	Px SEQTXP PERR0	Px SEQTXP CMP ERR	(RSV)
59	CARB::PxERR0 Byte13							
	S0SRDI PERR	S0 SRPERR	S0 SRXPERR	S0 SRXXPERR	S0 SRYPERR	S0 SRYYPERR	(RSV)	(RSV)
5A	CARB::PxERR0 Byte14							
	ABTSEQ CMP ERR	ABT CMP ERR	ABTSQ PERR1	ABTSQ PERR0	ABTSQD ERR1	ABTSQD ERR0	ABTSQE ERR1	ABTSQE ERR0
5B	CARB::PxERR0 Byte15							
	SPROM CMP ERR	SEQPERR1	SEQPERR0	SEQEERR1	SEQEERR0	SEQDERR1	SEQDERR0	T60ERR
5C	CARB::PxERR1 Byte0							
	Px RAM0 PERR	Px RAM0X PERR	Px RAM0_XX PERR	Px RAM0_Y PERR	Px RAM0_YY PERR	(RSV)	(RSV)	(RSV)
5D	CARB::PxERR1 Byte1							
	(RSV)	Px RAM1X PERR	Px RAM1_XX PERR	Px RAM1_Y PERR	Px RAM1_YY PERR	(RSV)	(RSV)	(RSV)

Copyright © 2007, Hitachi, Ltd.

Byte27 = F2 (CACHE CHK2) Byte4E-7F Detail

(1) Byte28 = 1x, 3x, Ax (2/4)

	0	1	2	3	4	5	6	7
5E	CARB::PxERR1 Byte2							
	Px TXR_I PERR	Px TXR_PERR	Px TXR_X PERR	Px TXR_XX PERR	Px TXR_Y PERR	Px TXR_YY PERR	(RSV)	(RSV)
5F	CARB::PxERR1 Byte4							
	Px SEQJD ERRSTR1	Px SEQJD ERRSTR0	Px SEQJE ERRSTR1	Px SEQJE ERRSTR0	Px SEQJP ERRSTR1	Px SEQJP ERRSTR0	Px SEQJCMP ERRLTR	(RSV)
60	CARB::PxERR1 Byte5							
	Px SEQKD ERRSTR1	Px SEQKD ERRSTR0	Px SEQKE ERRSTR1	Px SEQKE ERRSTR0	Px SEQKP ERRSTR1	Px SEQKP ERRSTR0	Px SEQKCMP ERRLTR	(RSV)
61	CARB::PxERR1 Byte8							
	Px ACPERR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
62	CARB::PxERR1 Byte9							
	PXRAM1 ADR1ERR	(RSV)	PXRAM1 ECC_CIR ERR	PXRAM1 UNCRERR	(RSV)	(RSV)	(RSV)	(RSV)
63	CARB::PxERR1 Byte13							
	ROSC PERR1	ROSC PERR0	ROSC DERR1	ROSC DERR0	ROSC ERR1	ROSC ERR0	ROSC HWERR1	ROSC HWERR0
64	CARB::PxERR1 Byte14							
	ROSC0 BCNT CMP ERR	ROSC0 RCNTPER	ROSC0 BCNTPER3	ROSC0 BCNTPER2	ROSC0 BCNTPER1	ROSC0 BCNTPER0	CLKERR0	CLKERR1
65	CARB::PxERR1 Byte15							
	ROSC1 CNTPER3	ROSC1 CNTPER2	ROSC1 CNTPER1	ROSC1 CNTPER0	ROSC SEQCM PERR	SEQDBG CMP ERR	(RSV)	(RSV)
66	CARB SLAVE#1::IOERR Byte0							
	CXIP ECERRLTR	CXIP PERRLTR	CXIP PLERRLTR	CXIP SLERRLTR	CXIP XPERRLTR	CXIP XAP ERRLTR	CXIP PDERRLTR	CXIP CMAST ERRLTR
67	CARB SLAVE#1::IOERR Byte1							
	CXDR PERRLTR	CXDR XPERRLTR	CXDR XXP ERRLTR	CXDR YPERRLTR	CXDR YYP ERRLTR	DSK TOPERR	DSK REQPERR	DSK TO
68	CARB SLAVE#1::IOERR Byte2							
	CXOR PERRLTR	SLVTXERR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
69	CARB SLAVE#1::IOERR Byte3							
	SEQD PERRSTR1	SEQD PERRSTR0	SEQD EERSTR1	SEQD EERSTR0	SEQD DERRSTR1	SEQD DERRSTR0	(RSV)	(RSV)
6A	CARB SLAVE#1::IOERR Byte4							
	SEQE PERRSTR1	SEQE PERRSTR0	SEQE EERSTR1	SEQE EERSTR0	SEQE DERRSTR1	SEQE DERRSTR0	(RSV)	(RSV)
6B	CARB SLAVE#1::IOERR Byte5							
	SEQF PERRSTR1	SEQF PERRSTR0	SEQF EERSTR1	SEQF EERSTR0	SEQF DERRSTR1	SEQF DERRSTR0	(RSV)	(RSV)
6C	CARB SLAVE#1::IOERR Byte6							
	SEQTXC PERRSTR1	SEQTXC PERRSTR0	SEQTXC EERSTR1	SEQTXC EERSTR0	SEQTXC DERRSTR1	SEQTXC DERRSTR0		
6D	CARB SLAVE#1::IOERR Byte10							
	SEQE CMPERR STRLTR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)

Copyright © 2007, Hitachi, Ltd.

Byte27 = F2 (CACHE CHK2) Byte4E-7F Detail

(1) Byte28 = 1x, 3x, Ax (3/4)

	0	1	2	3	4	5	6	7
6E	CARB SLAVE#1::IOERR Byte11							
	SEQF CMPERR STRLTR	(RSV)	CXPID ERRLTR	CXSID ERRLTR	(RSV)	(RSV)	(RSV)	(RSV)
6F	CARB SLAVE#1::IOERR Byte12							
	SEQD CMPERR STRLTR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
70	CARB SLAVE#1::IOERR Byte13							
	SEQTXC CMPERR STRLTR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	CXLPENT ERRLTR	CXLPSTEN ERRLTR
71	CARB SLAVE#1::IOERR Byte14							
	CXST ERRLTR	CXSC ERRLTR	SXSW_DI PERRLTR	SXSW PERRLTR	SXSW XPERRLTR	SXSW XXP ERRLTR	SXSW YPERRLTR	SXSW YYP ERRLTR
72	CARB SLAVE#1::IOERR Byte15							
	CXWR2 TOLTR	CXRD1 TOLTR	CXRD2 TOLTR	WR2TMR PERRLTR	RD1TMR PERRLTR	RD2TMR PERRLTR	(RSV)	(RSV)
73	CARB SLAVE#2::IOERR Byte0							
	CXIP ECERRLTR	CXIP PERRLTR	CXIP PLERRLTR	CXIP SLERRLTR	CXIP XPERRLTR	CXIP XAP ERRLTR	CXIP PD ERRLTR	CXIP CMAST ERRLTR
74	CARB SLAVE#2::IOERR Byte1							
	CXDR PERRLTR	CXDR XPERRLTR	CXDR XXP ERRLTR	CXDR YPERRLTR	CXDR YYP ERRLTR	DSK TOPERR	DSK REQPERR	DSK TO
75	CARB SLAVE#2::IOERR Byte2							
	CXOR PERRLTR	SLVTXERR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
76	CARB SLAVE#2::IOERR Byte3							
	SEQD PERRSTR1	SEQD PERRSTR0	SEQD EERSTR1	SEQD EERSTR0	SEQD DERRSTR1	SEQD DERRSTR0	(RSV)	(RSV)
77	CARB SLAVE#2::IOERR Byte4							
	SEQE PERRSTR1	SEQE PERRSTR0	SEQE EERSTR1	SEQE EERSTR0	SEQE DERRSTR1	SEQE DERRSTR0	(RSV)	(RSV)
78	CARB SLAVE#2::IOERR Byte5							
	SEQF PERRSTR1	SEQF PERRSTR0	SEQF EERSTR1	SEQF EERSTR0	SEQF DERRSTR1	SEQF DERRSTR0	(RSV)	(RSV)
79	CARB SLAVE#2::IOERR Byte6							
	SEQTXC PERRSTR1	SEQTXC PERRSTR0	SEQTXC EERSTR1	SEQTXC EERSTR0	SEQTXC DERRSTR1	SEQTXC DERRSTR0	(RSV)	(RSV)
7A	CARB SLAVE#2::IOERR Byte10							
	SEQE CMPERR STRLTR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
7B	CARB SLAVE#2::IOERR Byte11							
	SEQF CMPERR STRLTR	(RSV)	CXPID ERRLTR	CXSID ERRLTR	(RSV)	(RSV)	(RSV)	(RSV)
7C	CARB SLAVE#2::IOERR Byte12							
	SEQD CMPERR STRLTR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
7D	CARB SLAVE#2::IOERR Byte13							
	SEQTXC CMPERR STRLTR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	CXLPENT ERRLTR	CXLPSTEN ERRLTR

Copyright © 2007, Hitachi, Ltd.

Byte27 = F2 (CACHE CHK2) Byte4E-7F Detail

(1) Byte28 = 1x, 3x, Ax (4/4)

	0	1	2	3	4	5	6	7
7E	CARB SLAVE#2::IOERR Byte14							
	CXST ERRLTR	CXSC ERRLTR	SXSW_DI PERRLTR	SXSW PERRLTR	SXSW XPERRLTR	SXSW XXP ERRLTR	SXSW YPERRLTR	CXST ERRLTR
7F	CARB SLAVE#2::IOERR Byte15							
	CXWR2 TOLTR	CXRD1 TOLTR	CXRD2 TOLTR	WR2TMR PERRLTR	RD1TMR PERRLTR	RD2TMR PERRLTR	(RSV)	CXWR2 TOLTR

Copyright © 2007, Hitachi, Ltd.

Byte27 = F2 (CACHE CHK2) Byte4E-7F Detail

(2) Byte28 = 5x, 7x, Bx (1/4)

	0	1	2	3	4	5	6	7
4E	CMA::S0ADRCMDERR							
	S0 ADR PER	S0 CMD PER	ACPAD PC_ERR	ACPCRC PC_ERR	ACEND CODEPC ERR	S0MG512A OVER	S0MG1GA OVER	S0MG2GA OVER
4F	CMA::S0ADRCMDERR							
	S0 LEN ZERO	(RSV)	S0 LEN OVER	S0CNST0 ERR	S0CNST1 ERR	S0NOTCMD ERR	(RSV)	(RSV)
50	CMA::S1ADRCMDERR							
	S1 ADR PER	S1 CMD PER	ACPAD ZERO ERR	ACPCRC ERR	ACEND CODE ERR	S1MG512A OVER	S1MG1GA OVER	S1MG2GA OVER
51	CMA::S1ADRCMDERR							
	S1 LEN ZERO	(RSV)	S1 LEN OVER	S1CNST0 ERR	S1CNST1 ERR	S1NOTCMD ERR	(RSV)	(RSV)
52	CMA::CMDERR							
	ONESLV ERR	(RSV)	NOTSEL ERR	CPCMD0 ERR	CPCMD1 ERR	CPCMD2 ERR	CPLENUN MT ERR	CPPATHUN MT ERR
53	CMA::CMDERR							
	REGCMD ERR	REGCNST ERR	REGADR OVER ERR	REGLEN ERR	MCONF ERR	(RSV)	(RSV)	(RSV)
54	CMA::CNTPTPCERR							
	RXXPTPC ERR	TXXPTPC ERR	TXYPTPC ERR	TXZPTPC ERR	(RSV)	(RSV)	(RSV)	(RSV)
55	CMA::CNTPTPCERR							
	(RSV)	RXFIFO ADRPC ERR	TXFIFO ADRPC ERR	STSCNTPC ERR	(RSV)	(RSV)	CORCNTPC ERR	TOCNTPC ERR
56	CMA::SEQERR							
	(RSV)	(RSV)	(RSV)	TXSEQ ERR ERR	TXFIFOSEQ ERR	LREGSEQ ERR	RXSEQ ERR	CPMSEQ ERR
57	CMA::PKT1ERR							
	MCLKER	PCLKER	ARBTERR	CMAUIN	TIMEOUT	(RSV)	(RSV)	M0 WSLRC ERR
58	CMA::PKT1ERR							
	M0 RSLRC ERR	M1 SLRC ERR	M1 WSLRC ERR	M1 RSLRC ERR	(RSV)	(RSV)	M1 MCTL ERR	(RSV)
59	CMA::MCTLGCTLERR							
	M0 UNCRE	M0 CORRECT	M0 MDATAER	M0 WSLRCER	M0 RSLRCER	MARBERR	GARBERR	M0 UNDER RUN ERR
5A	CMA::MCTLGCTLERR							
	M1 UNCRE	M1 CORRECT	M1 MDATAER	M1 WSLRCER	M1 RSLRCER	M1 UNDER RUN ERR	GCTL ERR	GKEYACC ERR
5B	CMA::RXPCERR							
	RXSELAC PC ERR	RXAC0PC ERR	RXAC1PC ERR	RXDT0PC ERR	(RSV)	RXDT12PC ERR	RXSELDT PC ERR	RXDT0AC PC ERR
5C	CMA::RXPCERR							
	M0 LOOP PTY	M1 LOOP PTY	RXDT22PC ERR	RXDT23PC ERR	RXDT20PC ERR	RXDT21PC ERR	RXDT30PC ERR	RXDT31PC ERR
5D	CMA::TXPCERR							
	TXBUF PC_ERR	STSDT PC_ERR	TXDT0 PC_ERR	TXDT10 PC_ERR	TXDT11 PC_ERR	(RSV)	(RSV)	(RSV)

Copyright © 2007, Hitachi, Ltd.

Byte27 = F2 (CACHE CHK2) Byte4E-7F Detail

(2) Byte28 = 5x, 7x, Bx (2/4)

	0	1	2	3	4	5	6	7
5E	CMA::TXPCERR							
	(RSV)	TXDT22PC ERR	TXDT23PC ERR	(RSV)	(RSV)	TXDT30PC ERR	TXDT31PC ERR	(RSV)
5F	CMA::WDTPADPLRCENDERR							
	W0DTPAD ERR	W0DTPLRC ERR	W0DTEND ERR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
60	CMA::RDTPADPLRCENDERR							
	W0DTPAD ERR	W0DTPLRC ERR	W0DTEND ERR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
61	CMA::REGPCERR							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	LREGDTPC ERR	OPREGDT PC ERR
62	CMA::RAMECCERR							
	FIFO0 RAM CORRECT	FIFO0 RAM UNCRE	FIFO0 RAMADR CORRECT	FIFO0 RAM ECCCIR	FIFO1 RAM CORRECT	FIFO1 RAM UNCRE	FIFO1 RAMADR CORRECT	FIFO1 RAM ECCCIR
63	CMA::IFTIMEOUTERR							
	MCTL TIMEOUT	GCTL TIMEOUT	MABT TIMEOUT	GABT TIMEOUT	OTHER TIMEOUT	(RSV)	(RSV)	(RSV)
64	CMA::OTHERERR							
	R6 RTNCRC0 ERR	R6 RTNCRC1 ERR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	UNDER RUN ERR
65	CMA::OTHERERR							
	RTNCRC0 ERR	RTNCRC1 ERR	FIFO0 CORCNTOV	FIFO1 CORCNTOV	(RSV)	(RSV)	LKEYACC ERR	ENT OFF
66	CARB SLAVE#1::IOERR Byte0							
	CXIP ECERRLTR	CXIP PERRLTR	CXIP PLERRLTR	CXIP SLERRLTR	CXIP XPERRLTR	CXIP XAP ERRLTR	CXIP PDERRLTR	CXIP CMAST ERRLTR
67	CARB SLAVE#1::IOERR Byte1							
	CXDR PERRLTR	CXDR XPERRLTR	CXDR XXP ERRLTR	CXDR YPERRLTR	CXDR YYP ERRLTR	DSK TOPERR	DSK REQPERR	DSK TO
68	CARB SLAVE#1::IOERR Byte2							
	CXOR PERRLTR	SLVTXERR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
69	CARB SLAVE#1::IOERR Byte3							
	SEQD PERRSTR1	SEQD PERRSTR0	SEQD EERSTR1	SEQD EERSTR0	SEQD DERRSTR1	SEQD DERRSTR0	(RSV)	(RSV)
6A	CARB SLAVE#1::IOERR Byte4							
	SEQE PERRSTR1	SEQE PERRSTR0	SEQE EERSTR1	SEQE EERSTR0	SEQE DERRSTR1	SEQE DERRSTR0	(RSV)	(RSV)
6B	CARB SLAVE#1::IOERR Byte5							
	SEQF PERRSTR1	SEQF PERRSTR0	SEQF EERSTR1	SEQF EERSTR0	SEQF DERRSTR1	SEQF DERRSTR0	(RSV)	(RSV)
6C	CARB SLAVE#1::IOERR Byte6							
	SEQTXC PERRSTR1	SEQTXC PERRSTR0	SEQTXC EERSTR1	SEQTXC EERSTR0	SEQTXC DERRSTR1	SEQTXC DERRSTR0	(RSV)	(RSV)
6D	CARB SLAVE#1::IOERR Byte10							
	SEQE CMPERR STRLTR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)

Copyright © 2007, Hitachi, Ltd.

Byte27 = F2 (CACHE CHK2) Byte4E-7F Detail

(2) Byte28 = 5x, 7x, Bx (3/4)

	0	1	2	3	4	5	6	7
6E	CARB SLAVE#1::IOERR Byte11							
	SEQF CMPERR STRLTR	(RSV)	CXPID ERRLTR	CXSID ERRLTR	(RSV)	(RSV)	(RSV)	(RSV)
6F	CARB SLAVE#1::IOERR Byte12							
	SEQD CMPERR STRLTR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
70	CARB SLAVE#1::IOERR Byte13							
	SEQTXC CMPERR STRLTR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	CXLPENT ERRLTR	CXLPSTEN ERRLTR
71	CARB SLAVE#1::IOERR Byte14							
	CXST ERRLTR	CXSC ERRLTR	SXSW_DI PERRLTR	SXSW PERRLTR	SXSW XPERRLTR	SXSW XXP ERRLTR	SXSW YPERRLTR	SXSW YYP ERRLTR
72	CARB SLAVE#1::IOERR Byte15							
	CXWR2 TOLTR	CXRD1 TOLTR	CXRD2 TOLTR	WR2TMR PERRLTR	RD1TMR PERRLTR	RD2TMR PERRLTR	(RSV)	(RSV)
73	CARB SLAVE#2::IOERR Byte0							
	CXIP ECERRLTR	CXIP PERRLTR	CXIP PLERRLTR	CXIP SLERRLTR	CXIP XPERRLTR	CXIP XAP ERRLTR	CXIP PDERRLTR	CXIP CMAST ERRLTR
74	CARB SLAVE#2::IOERR Byte1							
	CXDR PERRLTR	CXDR XPERRLTR	CXDR XXP ERRLTR	CXDR YPERRLTR	CXDR YYP ERRLTR	DSK TOPERR	DSK REQPERR	DSK TO
75	CARB SLAVE#2::IOERR Byte2							
	CXOR PERRLTR	SLVTXERR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
76	CARB SLAVE#2::IOERR Byte3							
	SEQD PERRSTR1	SEQD PERRSTR0	SEQD EERSTR1	SEQD EERSTR0	SEQD DERRSTR1	SEQD DERRSTR0	(RSV)	(RSV)
77	CARB SLAVE#2::IOERR Byte4							
	SEQE PERRSTR1	SEQE PERRSTR0	SEQE EERSTR1	SEQE EERSTR0	SEQE DERRSTR1	SEQE DERRSTR0	(RSV)	(RSV)
78	CARB SLAVE#2::IOERR Byte5							
	SEQF PERRSTR1	SEQF PERRSTR0	SEQF EERSTR1	SEQF EERSTR0	SEQF DERRSTR1	SEQF DERRSTR0	(RSV)	(RSV)
79	CARB SLAVE#2::IOERR Byte6							
	SEQTXC PERRSTR1	SEQTXC PERRSTR0	SEQTXC EERSTR1	SEQTXC EERSTR0	SEQTXC DERRSTR1	SEQTXC DERRSTR0	(RSV)	(RSV)
7A	CARB SLAVE#2::IOERR Byte10							
	SEQE CMPERR STRLTR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
7B	CARB SLAVE#2::IOERR Byte11							
	SEQF CMPERR STRLTR	(RSV)	CXPID ERRLTR	CXSID ERRLTR	(RSV)	(RSV)	(RSV)	(RSV)
7C	CARB SLAVE#2::IOERR Byte12							
	SEQD CMPERR STRLTR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
7D	CARB SLAVE#2::IOERR Byte13							
	SEQTXC CMPERR STRLTR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	CXLPENT ERRLTR	CXLPSTEN ERRLTR

Copyright © 2007, Hitachi, Ltd.

Byte27 = F2 (CACHE CHK2) Byte4E-7F Detail

(2) Byte28 = 5x, 7x, Bx (4/4)

	0	1	2	3	4	5	6	7
7E	CARB SLAVE#2::IOERR Byte14							
	CXST ERRLTR	CXSC ERRLTR	SXSW_DI PERRLTR	SXSW PERRLTR	SXSW XPERRLTR	SXSW XXP ERRLTR	SXSW YPERRLTR	CXST ERRLTR
7F	CARB SLAVE#2::IOERR Byte15							
	CXWR2 TOLTR	CXRD1 TOLTR	CXRD2 TOLTR	WR2TMR PERRLTR	RD1TMR PERRLTR	RD2TMR PERRLTR	(RSV)	CXWR2 TOLTR

Copyright © 2007, Hitachi, Ltd.

Byte27 = F2 (CACHE CHK2) Byte4E-7F Detail

(3) Byte28 = 8x, 9x (1/4)

	0	1	2	3	4	5	6	7
4E	CMA::S0ADRCMDERR							
	S0 ADR PER	S0 CMD PER	ACPAD PC_ERR	ACPCRC PC_ERR	ACEND CODEPC ERR	S0MG512A OVER	S0MG1GA OVER	S0MG2GA OVER
4F	CMA::S0ADRCMDERR							
	S0 LEN ZERO	(RSV)	S0 LEN OVER	S0CNST0 ERR	S0CNST1 ERR	S0NOTCMD ERR	(RSV)	(RSV)
50	CMA::S1ADRCMDERR							
	S1 ADR PER	S1 CMD PER	ACPAD ZERO ERR	ACPCRC ERR	ACEND CODE ERR	S1MG512A OVER	S1MG1GA OVER	S1MG2GA OVER
51	CMA::S1ADRCMDERR							
	S1 LEN ZERO	(RSV)	S1 LEN OVER	S1CNST0 ERR	S1CNST1 ERR	S1NOTCMD ERR	(RSV)	(RSV)
52	CMA::CMDERR							
	ONESLV ERR	(RSV)	NOTSEL ERR	CPCMD0 ERR	CPCMD1 ERR	CPCMD2 ERR	CPLENUN MT ERR	CPPATHUN MT ERR
53	CMA::CMDERR							
	REGCMD ERR	REGCNST ERR	REGADR OVER ERR	REGLEN ERR	MCONF ERR	(RSV)	(RSV)	(RSV)
54	CMA::CNTPTPCERR							
	RXXPTPC ERR	TXXPTPC ERR	TXYPTPC ERR	TXZPTPC ERR	(RSV)	(RSV)	(RSV)	(RSV)
55	CMA::CNTPTPCERR							
	(RSV)	RXFIFO ADRPC ERR	TXFIFO ADRPC ERR	STSCNTPC ERR	(RSV)	(RSV)	CORCNTPC ERR	TOCNTPC ERR
56	CMA::SEQERR							
	(RSV)	(RSV)	(RSV)	TXSEQ ERR ERR	TXFIFOSEQ ERR	LREGSEQ ERR	RXSEQ ERR	CPMSEQ ERR
57	CMA::MCTLGCTLERR							
	M0 UNCRE	M0 CORRECT	M0 MDATAER	M0 WSLRCER	M0 RSLRCER	MARBERR	GARBERR	M0 UNDER RUN ERR
58	CMA::MCTLGCTLERR							
	M1 UNCRE	M1 CORRECT	M1 MDATAER	M1 WSLRCER	M1 RSLRCER	M1 UNDER RUN ERR	GCTL ERR	GKEYACC ERR
59	CMA::RXPCERR							
	RXSELAC PC ERR	RXAC0PC ERR	RXAC1PC ERR	RXDT0PC ERR	(RSV)	RXDT12PC ERR	RXSELDT PC ERR	RXDT0AC PC ERR
5A	CMA::RXPCERR							
	M0 LOOP PTY	M1 LOOP PTY	RXDT22PC ERR	RXDT23PC ERR	RXDT20PC ERR	RXDT21PC ERR	RXDT30PC ERR	RXDT31PC ERR
5B	CMA::TXPCERR							
	TXBUF PC_ERR	STSDT PC_ERR	TXDT0 PC_ERR	TXDT10 PC_ERR	TXDT11 PC_ERR	(RSV)	(RSV)	(RSV)
5C	CMA::TXPCERR							
	(RSV)	TXDT22PC ERR	TXDT23PC ERR	(RSV)	(RSV)	TXDT30PC ERR	TXDT31PC ERR	(RSV)
5D	CMA::REGPCERR							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	LREGDTPC ERR	OPREGDT PC ERR

Copyright © 2007, Hitachi, Ltd.

Byte27 = F2 (CACHE CHK2) Byte4E-7F Detail

(3) Byte28 = 8x, 9x (2/4)

	0	1	2	3	4	5	6	7
5E	CMA::IFTIMEOUTERR							
	MCTL TIMEOUT	GCTL TIMEOUT	MABT TIMEOUT	GABT TIMEOUT	OTHER TIMEOUT	(RSV)	(RSV)	(RSV)
5F	CMA::OTHERERR							
	R6 RTNCRC0 ERR	R6 RTNCRC1 ERR	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	UNDER RUN ERR
60	CMA::OTHERERR							
	RTNCRC0 ERR	RTNCRC1 ERR	FIFO0 CORCNTOV	FIFO1 CORCNTOV	(RSV)	(RSV)	LKEYACC ERR	ENT OFF
61	CMA::IAPERR							
	(RSV)	(RSV)	(RSV)	IMDLPERR0	(RSV)	(RSV)	ILENPERR1	ILENPERR0
62	CMA::IAPERR							
	(RSV)	(RSV)	(RSV)	IAPERR4	IAPERR3	IAPERR2	IAPERR1	IAPERR0
63	CMA::MAPERR							
	MARTN1 PERR1	MARTN1 PERR0	MARTN PERR1	MARTN PERR0	(RSV)	(RSV)	MA PERR1	MA PERR0
64	CMA::MAPERR							
	(RSV)	(RSV)	(RSV)	ACTPERR4	ACTPERR3	ACTPERR2	ACTPERR1	ACTPERR0
65	CMA::BAPERR							
	NAPERR4	NAPERR3	NAPERR2	NAPERR1	NAPERR0	CLMCMPER	BARTN1 PERR	BARTN PERR0
66	CMA::BAPERR							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	BAPERR0
67	CMA::MEMSEQCMPERR							
	(RSV)	(RSV)	INVCMD ERR_B	INVCMD ERR_A	(RSV)	(RSV)	(RSV)	(RSV)
68	CMA::MEMSEQCMPERR							
	NSTENC_B ERR	NSTENC_A ERR	CSTENC_B ERR	CSTENC_A ERR	(RSV)	(RSV)	(RSV)	(RSV)
69	CMA::REFREQBACKUPERR							
	(RSV)	(RSV)	(RSV)	(RSV)	UNDER RUNERR	BACKUP BSY	REFREQ ERR	MEM DABLE ERR
6A	CMA::CNTPERR							
	(RSV)	(RSV)	SYSCNT10 PERR	SYSCNT00 PERR	REFREQ CNT PERR1	REFREQ CNT PERR0	(RSV)	REFWAIT TMR PERR
6B	CMA::CNTPERR							
	(RSV)	(RSV)	REFCNT PERR1	REFCNT PERR0	(RSV)	PONRST TMR PERR2	PONRST TMR PERR1	PONRST TMR PERR0
6C	CMA::LOOPPERR							
	(RSV)	(RSV)	(RSV)	REFCKE CNT PERR	LENCNT PERR1	LENCNT PERR0	WAIT_TMR PERR	REFREQ2 CHK PERR
6D	CMA::LOOPPERR							
	LOOP PER13	LOOP PER12	LOOP PER11	LOOP PER10	LOOP PER03	LOOP PER02	LOOP PER01	LOOP PER00

Copyright © 2007, Hitachi, Ltd.

Byte27 = F2 (CACHE CHK2) Byte4E-7F Detail

(3) Byte28 = 8x, 9x (3/4)

	0	1	2	3	4	5	6	7
6E	CMA::MABAOUTPERR							
	CKERTN01 CMPER	CTLRTN01 CMPER	BARTN01 CMPER	MARTN01 CMPER	(RSV)	BAOUT PERR10	(RSV)	BAOUT PERR00
6F	CMA::MABAOUTPERR							
	(RSV)	(RSV)	MAOUT10 PER1	MAOUT10 PER0	(RSV)	(RSV)	MAOUT00 PER1	MAOUT00 PER0
70	CMA::CKEPERR							
	(RSV)	(RSV)	CKERTN1 PERR	CKERTN0 PERR	(RSV)	CKEOUT10 PERR	(RSV)	CKEOUT00 PERR
71	CMA::CKEPERR							
	(RSV)	(RSV)	(RSV)	(RSV)	CKEPERR	(RSV)	(RSV)	(RSV)
72	Reserved							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
73	CMA::CTLPERR							
	DDRCTL RTN PERR1	DDRCTL RTN PERR0	DDRCTL OUT PERR10	DDRCTL OUT PERR00	(RSV)	(RSV)	(RSV)	DDRCTL PERR
74	CMA::UNCRECREECCCMP							
	(RSV)	(RSV)	RSLRC0 ERR	WSLRC0 ERR	(RSV)	(RSV)	(RSV)	(RSV)
75	CMA::UNCRECREECCCMP							
	WR UNCRE1 ERR	WR UNCRE0 ERR	UNCRE1 ERR	UNCRE0 ERR	WR CORRECT1 ERR	WR CORRECT0 ERR	CORRECT1 ERR	CORRECT0 ERR
76	Reserved							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
77	Reserved							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
78	Reserved							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
79	Reserved							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
7A	Reserved							
	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)	(RSV)
7B	CMA::MEMLOGCCRC							
	CCRC(7)	CCRC(6)	CCRC(5)	CCRC(4)	CCRC(3)	CCRC(2)	CCRC(1)	CCRC(0)
7C	CMA::MEMLOGWSLRC							
	WSLRC(7)	WSLRC(6)	WSLRC(5)	WSLRC(4)	WSLRC(3)	WSLRC(2)	WSLRC(1)	WSLRC(0)
7D	CMA::MEMLOGRSLRC							
	RSLRC(7)	RSLRC(6)	RSLRC(5)	RSLRC(4)	RSLRC(3)	RSLRC(2)	RSLRC(1)	RSLRC(0)

Copyright © 2007, Hitachi, Ltd.

Byte27 = F2 (CACHE CHK2) Byte4E-7F Detail

(3) Byte28 = 8x, 9x (4/4)

	0	1	2	3	4	5	6	7
7E	CMA::WARNING							
	(RSV)	(RSV)	(RSV)	(RSV)	MG#03 1SERR	MG#02 1SERR	MG#01 1SERR	MG#00 1SERR
7F	CMA::UNCREMG							
	(RSV)	(RSV)	(RSV)	(RSV)	MG#03 UNCRE	MG#02 UNCRE	MG#01 UNCRE	MG#00 UNCRE

Copyright © 2007, 2011, Hitachi, Ltd.

Byte27 = F5 (Remote Copy Paths Removed/Restored) (1/2)

	0	1	2	3	4	5	6	7
00 — 05	Time stamp							
06	Format Message							
07	PCB type		Processor ID (Note)					
08 — 09	System error code							
0A — 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 — 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 — 17	SSB log number							
18 — 19	Related failure log number							
1A — 1B	Related SIM log number							
1C — 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 — 22	Basic SSB							
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘F’)				Message (x‘5’)			
28	Reason code (*1)							
29	RCU device address							
2A — 2C	RCU Manufacture code/Factory code							
2D — 2E	RCU Sequence No.							
2F — 30	MCU Manufacture code/Factory code							
31 — 33	MCU Sequence No.							
34 — 35	SSID of self subsystem							
36	Symptom code (x‘38’)							
37	Symptom code (x‘87’)							
38	Not used (x‘00’)							
39	Not used (x‘00’)							
3A — 3C	Configuration information							
3C	Not usde (x‘00’)							
3D	Not used (x‘00’)							
3E — 3F	Reference code (x‘FFFB’)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = F5 (Remote Copy Paths Removed/Restored) (2/2)



*1: Reason code
- x‘01’ : One or more remote copy paths removed unexpectedly
- x‘02’ : One or more remote copy paths restored
- x‘03’ : All remote copy paths removed unexpectedly

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = F6 (CFW Access not Authorized) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	PCB type		Processor ID (Note)					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘F’)				Message (x‘6’)			
28	Reason code (x‘01’ : CFW ID unmatch)							
29	Not used							
2A								
2B								
2C								
2D	SSID of mate subsystem (x‘0000’ for EDCC)							
2E								
2F	Maker code & Manufacture code (x‘00’)							
30	Not used							
31	Module ID							
32	Routine ID							
33	PCB number				Not used			
34	SSID of self subsystem							
35								
36	Symptom code (x‘FFF6’)							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not usde (x‘00’)							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = F6 (CFW Access not Authorized) (2/2)



Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = FA (NVS Terminated) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
01								
02								
03								
04								
05								
06	Format Message							
07	PCB type		Processor ID (Note)					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘F’)				Message (x‘A’)			
28	Reason code (x‘02’ : NVS failure)							
29	Not used							
2A								
2B								
2C								
2D	SSID of mate subsystem (x‘0000’ for EDCC)							
2E								
2F	Maker code & Manufacture code (x‘00’)							
30	Not used							
31	Module ID							
32	Routine ID							
33	PCB number				Error code (x‘F’)			
34	SSID of self subsystem							
35								
36	Symptom code (x‘FFFA’)							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not usde (x‘00’)							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FA (NVS Terminated) (2/2)

	0	1	2	3	4	5	6	7
40	Key cede (for reconnection)							
41	Format/Message (for reconnection)							
42	Module ID (for reconnection)							
43	Routine ID (for reconnection)							
44	Not used							
|								
|								
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = FB (HRC Pair suspend) (1/2)

	0	1	2	3	4	5	6	7
00 — 05	Time stamp							
06	Format Message							
07	PCB type		Processor ID (Note)					
08 09	System error code							
0A 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 17	SSB log number							
18 19	Related failure log number							
1A 1B	Related SIM log number							
1C 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 21 22	Basic SSB							
23	Count							
24	Device address							
25	Cylinder address (low)							
26	Cylinder address (high)				Head address			
27	Format (x‘F’)				Message (x‘B’)			
28	R-Vol Suspended	R-Vol failed	Reason code (*1)					
29	RCU device address							
2A 2B 2C	RCU Manufacture code/Factory code							
2D 2E	RCU Sequence No.							
2F 30 31	MCU Manufacture code/Factory code							
32 33	MCU Sequence No.							
34 35	SSID of self subsystem							
36	Symptom code (x‘FE’)							
37	Symptom code (same byte #28)							
38	Not used (x‘00’)							
39	Not used (x‘00’)							
3A 3B	Configuration information							
3C	Not usde (x‘00’)							
3D	Not used (x‘00’)							
3E 3F	Reference code (x‘FFFB’)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FB (HRC Pair suspend) (2/2)



*1: Reason code

x‘14’-x‘2F’ : Reserved

x‘30’ : Pair suspended. MCU device write error.

x‘31’ : Pair suspended. RCU subsystem error/or MCU subsystem error.

x‘32’ : Pair suspended. RCU device communication error.

x‘33’ : Pair suspended (Critical device status). All write command is rejected until the pair is re-established.

x‘34’ : Pair suspended. RCU device is not ready (intervention required).

Copyright © 2007, 2008, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
01								
02								
03								
04								
05								
06	Format Message							
07	Processor ID							
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVPREPORT	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	PK information VLD	Reserved
0F	SEMI-SYNC	RCU SIM	Reserved					
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	Reserved							
1F	SCB (x‘35’)							
20	Basic SSB							
21								
22								
23	Count							
24	Device address							
25	Cylinder address (Low)							
26	Cylinder address (High)				Head address			
27	Format (x‘F’)				Message (x‘F’)			
28	Subcode (See following pages)							
29	Hardware information (See following pages)							
2A								
2B								
2C								
2D								
2E								
2F								
30								
31	Module ID							
32	Routine ID							
33	PKID				Not used (x‘0’)			
34	SSID of self subsystem							
35								
36	Symptom code (x‘FFFF’)							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Not used							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) (2/2)



Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(1) Byte28 = 01 : DXBF correctable error

	0	1	2	3	4	5	6	7
28	Subcode : x‘01’ : DXBF correctable error							
29	MPID (REPORTED SSB)							
2A	Not used (x‘00’)							
2B	Not used (x‘00’)							
2C	Not used (x‘00’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Not used (x‘00’)Common information 1 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(2) Byte28 = 02 : ECMA warning

	0	1	2	3	4	5	6	7
28	Subcode : x‘02’ : ECMA warning							
29	MPID (REPORTED SSB)							
2A	Not used (x‘00’)							
2B	Not used (x‘00’)							
2C	Not used (x‘00’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 2 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(3) Byte28 = 04 : SMA warning

	0	1	2	3	4	5	6	7
28	Subcode : x‘04’ : SMA warning							
29	MPID (REPORTED SSB)							
2A	Not used (x‘00’)							
2B	Not used (x‘00’)							
2C	Warning Occurred SM PCB# (Side A:x‘00’, Side B:x‘01’, Side C:x‘02’, Side D:x‘03’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 3 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(4) Byte28 = 06/07/08/09 : Three SM DISABLE lines inconsistent

	0	1	2	3	4	5	6	7
28	Subcode : x‘06’ : Three SM (A) DISABLE lines inconsistent Subcode : x‘07’ : Three SM (B) DISABLE lines inconsistent Subcode : x‘08’ : Three SM (C) DISABLE lines inconsistent Subcode : x‘09’ : Three SM (D) DISABLE lines inconsistent							
29	MPID (REPORTED SSB)							
2A	EMPA:HOUT CD							
	Not used	SMDC OUTX(2)	SMDC OUTX(1)	SMDC OUTX(0)	Not used	SMDD OUTX(2)	SMDD OUTX(1)	SMDD OUTX(0)
2B	EMPA:HOUT AB							
	Not used	SMDA OUTX(2)	SMDA OUTX(1)	SMDA OUTX(0)	Not used	SMDB OUTX(2)	SMDB OUTX(1)	SMDB OUTX(0)
2C	EMPA:HOUT CD							
	SMDC MV	SMDC X(2)	SMDC X(1)	SMDC X(0)	SMDD MV	SMDD X(2)	SMDD X(1)	SMDD X(0)
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	EMPA:HOUT AB							
	SMDA MV	SMDA X(2)	SMDA X(1)	SMDA X(0)	SMDB MV	SMDB X(2)	SMDB X(1)	SMDB X(0)
40 | 7F	Common information 4 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(5) Byte28 = 10 : SMA slave error

	0	1	2	3	4	5	6	7
28	Subcode : x‘10’ : SMA slave error							
29	MPID (REPORTED SSB)							
2A	Scan slave MPID (Micro Information)							
2B	Type of SCAN (MP Status Read: ‘04’, SCAN read: ‘02’, SCAN write: ‘01’)							
2C	Slave Error detected SM# (Side A:x‘00’, Side B:x‘01’ , Side C:x‘02’ , Side D:x‘03’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Scan slave MPID							
40 | 7F	Common information 5 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(6) Byte28 = 11 : MPA slave error

	0	1	2	3	4	5	6	7
28	Subcode : x‘11’ : MPA slave error							
29	MPID (REPORTED SSB)							
2A								
	Transfer ESMA (4: Side A, 3: Side B, 2: Side C, 1: Side D)							
2B								
	SSB reported P/K#							
2C	MPA:MPASTS (BIT35)							
	BSINT	CHK3 HSNMST	CHK3 HSNSLV	CHK1B FM	IMP WARN	ROSC WARN	CHK1B XR	MPINT
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	MPA:SLVCHK3STS							
	Not used	Not used	Not used	Not used	Not used	Not used	Not used	Not used

40 | 7F	Common information 6 (See following pages)

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(7) Byte28 = 12 : SMA SCINT error

	0	1	2	3	4	5	6	7
28	Subcode : x‘12’ : SMA SCINT error							
29	MPID (REPORTED SSB)							
2A	Not used (x‘00’)							
2B	Not used (x‘00’)							
2C	Warning Occurred SM PCB# (Side A:x‘00’, Side B:x‘01’ , Side C:x‘02’ , Side D:x‘03’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 7 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(8) Byte28 = 13 : SMA BCINT error

	0	1	2	3	4	5	6	7
28	Subcode : x‘13’ : SMA BCINT error							
29	MPID (REPORTED SSB)							
2A	Not used (x‘00’)							
2B	Not used (x‘00’)							
2C	Warning Occurred SM PCB# (Side A:x‘00’, Side B:x‘01’ , Side C:x‘02’ , Side D:x‘03’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 8 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(9) Byte28 = 20 : FSW HBC BUS test

	0	1	2	3	4	5	6	7
28	Subcode : x‘20’ : FSW HBC BUS test							
29	MPID (REPORTED SSB)							
2A	LEDADRDT: HBC Bus Access address							
	LED ADDRESS REG							
2B	LEDADRDT: HBC Bus Access write data							
	LED DATA REG							
2C	LEDADRDT: HBC Bus Access write data							
	SERIAL RD DT							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	LEDCMD: HBC Bus Access command							
	LED CMD REG 0x01:WT,0x02:RD							
40 | 7F	Common information 9 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(10) Byte28 = 40 : Abnormal DC Voltage CTL warning

	0	1	2	3	4	5	6	7
28	Subcode : x‘40’ : Abnormal DC Voltage CTL warning							
29	MPID (REPORTED SSB)							
2A	Register access result BYTE (00:No Error, 01:Error detected)							
2B	Not used (x‘00’)							
2C	Not used (x‘00’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 10 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(11) Byte28 = 41 : Abnormal CEMODE warning

	0	1	2	3	4	5	6	7
28	Subcode : x‘41’ : Abnormal CEMODE warning							
29	MPID (REPORTED SSB)							
2A	Register access result BYTE (00:No Error, 01:Error detected)							
2B	Not used (x‘00’)							
2C	Not used (x‘00’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 10 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(12) Byte28 = 42 : Abnormal CEDT0 warning

	0	1	2	3	4	5	6	7
28	Subcode : x‘42’ : Abnormal CEDT0 warning							
29	MPID (REPORTED SSB)							
2A	Register access result BYTE (00:No Error, 01:Error detected)							
2B	Not used (x‘00’)							
2C	Not used (x‘00’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 10 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(13) Byte28 = 80 : MHUB correctable error

	0	1	2	3	4	5	6	7
28	Subcode : x‘80’ : MHUB correctable error							
29	MPID (REPORTED SSB)							
2A	Not used (x‘00’)							
2B	Not used (x‘00’)							
2C	Not used (x‘00’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 11 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(14) Byte28 = 81 : DHUB DDR warning

	0	1	2	3	4	5	6	7
28	Subcode : x‘81’ : DHUB DDR warning							
29	MPID (REPORTED SSB)							
2A	Not used (x‘00’)							
2B	Not used (x‘00’)							
2C	Not used (x‘00’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 12 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(15) Byte28 = 82 : FCA warning

	0	1	2	3	4	5	6	7
28	Subcode : x‘82’ : FCA warning							
29	MPID (REPORTED SSB)							
2A	Not used (x‘00’)							
2B	Not used (x‘00’)							
2C	Not used (x‘00’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 13 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(16) Byte28 = 83 : DCMA warning

	0	1	2	3	4	5	6	7
28	Subcode : x‘83’ : DCMA warning							
29	MPID (REPORTED SSB)							
2A	Not used (x‘00’)							
2B	Not used (x‘00’)							
2C	Not used (x‘00’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 14 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(17) Byte28 = 84 : CARB memory warning

	0	1	2	3	4	5	6	7
28	Subcode : x‘84’ : CARB memory warning							
29	MPID (REPORTED SSB)							
2A	Not used (x‘00’)							
2B	Not used (x‘00’)							
2C	Not used (x‘00’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 15 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(18) Byte28 = 85 : PCI warning

	0	1	2	3	4	5	6	7
28	Subcode : x‘85’ : PCI warning							
29	MPID (REPORTED SSB)							
2A	LSI-ID							
2B	Not used (x‘00’)							
2C	LOG No. (L#)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 16 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(19) Byte28 = 86 : OHUB correctable error

	0	1	2	3	4	5	6	7
28	Subcode : x‘86’ : OHUB correctable error							
29	MPID (REPORTED SSB)							
2A	Not used (x‘00’)							
2B	Not used (x‘00’)							
2C	Not used (x‘00’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 17 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(20) Byte28 = 87 : ESA correctable error

	0	1	2	3	4	5	6	7
28	Subcode : x‘87’ : ESA correctable error							
29	MPID (REPORTED SSB)							
2A	Not used (x‘00’)							
2B	Not used (x‘00’)							
2C	Not used (x‘00’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 18 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(21) Byte28 = B0 : CARB warning

	0	1	2	3	4	5	6	7
28	Subcode : x‘B0’ : CARB warning							
29	MPID (REPORTED SSB)							
2A	Register access result BYTE (00:No Error, 01:Error detected)							
2B	Used P-PATH# (00:P-PATH0, 01:P-PATH1)							
2C	Not used (x‘00’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 19 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(22) Byte28 = B1 : CMA ERROR

	0	1	2	3	4	5	6	7
28	Subcode : x‘B1’ : CMA ERROR							
29	MPID (REPORTED SSB)							
2A	Register access result BYTE (00:No Error, 01:Error detected)							
2B	Used P-PATH# (00:P-PATH0, 01:P-PATH1)							
2C	Target CM PK NO. (00:CACHE-1CA, 01:CACHE-2CC)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 20 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning : Error handling support) Hardware detail information

(23) Byte28 = C0/C2/C3 : SFP warning

	0	1	2	3	4	5	6	7
28	Subcode : x‘C0’ : SFP (Tachyon) warning Subcode : x‘C2’ : SFP (FIVE) warning Subcode : x‘C3’ : SFP (ISP4022) warning							
29	MPID (REPORTED SSB)							
2A	Tx_Fault detection Port#							
2B	Not used (x‘00’)							
2C	Not used (x‘00’)							
2D	Not used (x‘00’)							
2E	Not used (x‘00’)							
2F	Not used (x‘00’)							
30	Not used (x‘00’)							
40 | 7F	Common information 21 (See following pages)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type1 (1/4)

	0	1	2	3	4	5	6	7
40	BFC0 DXBF0 WARN							
	(Not used)	(Not used)	(Not used)	(Not used)	BFC0 ECC1bERR 3	BFC0 ECC1bERR 2	BFC0 ECC1bERR 1	BFC0 ECC1bERR 0
41	BFC0 DXBF0 WARN							
	(Not used)	(Not used)	(Not used)	(Not used)	BFC1 ECC1bERR 3	BFC1 ECC1bERR 2	BFC1 ECC1bERR 1	BFC1 ECC1bERR 0
42	BFC0 DXBF1 WARN							
	(Not used)	(Not used)	(Not used)	(Not used)	BFC0 ECC1bERR 3	BFC0 ECC1bERR 2	BFC0 ECC1bERR 1	BFC0 ECC1bERR 0
43	BFC1 DXBF1 WARN							
	(Not used)	(Not used)	(Not used)	(Not used)	BFC1 ECC1bERR 3	BFC1 ECC1bERR 2	BFC1 ECC1bERR 1	BFC1 ECC1bERR 0
44	DA0 DXBF WARN							
	(Not used)	(Not used)	(Not used)	(Not used)	DXBF ECC1bERR 3	DXBF ECC1bERR 2	DXBF ECC1bERR 1	DXBF ECC1bERR 0
45	DA1 DXBF WARN							
	(Not used)	(Not used)	(Not used)	(Not used)	DXBF ECC1bERR 3	DXBF ECC1bERR 2	DXBF ECC1bERR 1	DXBF ECC1bERR 0
46	Not used							
47	Not used							
48	CHUB WARN 0							
	(Not used)	(Not used)	(Not used)	ROSC ECC1bERR	PMA ECC1bERR 3	PMA ECC1bERR 2	PMA ECC1bERR 1	PMA ECC1bERR 0
49	CHUB WARN 0							
	DMA ECC1bERR 7	DMA ECC1bERR 6	DMA ECC1bERR 5	DMA ECC1bERR 4	DMA ECC1bERR 3	DMA ECC1bERR 2	DMA ECC1bERR 1	DMA ECC1bERR 0
4A	CHUB WARN 0							
	BUF3 RD ECC1bERR	BUF3 WR ECC1bERR	BUF2 RD ECC1bERR	BUF2 WR ECC1bERR	BUF1 RD ECC1bERR	BUF1 WR ECC1bERR	BUF0 RD ECC1bERR	BUF0 WR ECC1bERR
4B	CHUB WARN 0							
	DXBF ECC1bERR 1	DXBF ECC1bERR 0	BFCTL1 RD ECC1bERR	BFCTL0 RD ECC1bERR	BRIDGE ECC1bERR 3	BRIDGE ECC1bERR 2	BRIDGE ECC1bERR 1	BRIDGE ECC1bERR 0
4C	Not used							
4D	Not used							
4E	Not used							
4F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type1 (2/4)

	0	1	2	3	4	5	6	7
50	Not used							
51	Not used							
52	Not used							
53	Not used							
54	Not used							
55	Not used							
56	Not used							
57	Not used							
58	Not used							
59	Not used							
5A	Not used							
5B	Not used							
5C	Not used							
5D	Not used							
5E	Not used							
5F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type1 (3/4)

	0	1	2	3	4	5	6	7
60	Not used							
61	Not used							
62	Not used							
63	Not used							
64	Not used							
65	Not used							
66	Not used							
67	Not used							
68	Not used							
69	Not used							
6A	Not used							
6B	Not used							
6C	Not used							
6D	Not used							
6E	Not used							
6F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type1 (4/4)

	0	1	2	3	4	5	6	7
70	Not used							
71	Not used							
72	Not used							
73	Not used							
74	Not used							
75	Not used							
76	Not used							
77	Not used							
78	Not used							
79	Not used							
7A	Not used							
7B	Not used							
7C	Not used							
7D	Not used							
7E	Not used							
7F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type2 (1/4)

	0	1	2	3	4	5	6	7
40	ECMA Threshold counter for the warning Module group #0 - H							
41	ECMA Threshold counter for the warning Module group #0 - L							
42	ECMA Threshold counter for the warning Module group #1 - H							
43	ECMA Threshold counter for the warning Module group #1 - L							
44	ECMA Threshold counter for the warning Module group #2 - H							
45	ECMA Threshold counter for the warning Module group #2 - L							
46	ECMA Threshold counter for the warning Module group #3 - H							
47	ECMA Threshold counter for the warning Module group #3 - L							
48	ECMA Threshold counter for the warning Module group #4 - H							
49	ECMA Threshold counter for the warning Module group #4 - L							
4A	ECMA Threshold counter for the warning Module group #5 - H							
4B	ECMA Threshold counter for the warning Module group #5 - L							
4C	ECMA Threshold counter for the warning Module group #6 - H							
4D	ECMA Threshold counter for the warning Module group #6 - L							
4E	ECMA Threshold counter for the warning Module group #7 - H							
4F	ECMA Threshold counter for the warning Module group #7 - L							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type2 (2/4)

	0	1	2	3	4	5	6	7
50	ECMA Threshold counter for the warning Module group #8 - H							
51	ECMA Threshold counter for the warning Module group #8 - L							
52	ECMA Threshold counter for the warning Module group #9 - H							
53	ECMA Threshold counter for the warning Module group #9 - L							
54	ECMA Threshold counter for the warning Module group #10 - H							
55	ECMA Threshold counter for the warning Module group #10 - L							
56	ECMA Threshold counter for the warning Module group #11 - H							
57	ECMA Threshold counter for the warning Module group #11 - L							
58	ECMA Threshold counter for the warning Module group #12 - H							
59	ECMA Threshold counter for the warning Module group #12 - L							
5A	ECMA Threshold counter for the warning Module group #13 - H							
5B	ECMA Threshold counter for the warning Module group #13 - L							
5C	ECMA Threshold counter for the warning Module group #14 - H							
5D	ECMA Threshold counter for the warning Module group #14 - L							
5E	ECMA Threshold counter for the warning Module group #15 - H							
5F	ECMA Threshold counter for the warning Module group #15 - L							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type2 (3/4)

	0	1	2	3	4	5	6	7
60	ECMA:WARNING Register Information							
	WARNING Register Information							
61	Not used							
62	ECMA:ERRSTAT0 information							
	ERRLOC register MG#X-H							
63	ECMA:ERRSTAT0 information							
	ERRLOC register MG#X-H							
64	ECMA:ERRSTAT0 information							
	ERRLOC register MG#X-H							
65	ECMA:ERRSTAT1 information							
	ERRLOC register MG#X-H							
66	ECMA:ERRSTAT0 information							
	ERRLOC register MG#X-L							
67	ECMA: ERRSTAT0 information							
	ERRLOC register MG#X-L							
68	ECMA:ERRSTAT1 information							
	ERRLOC register MG#X-L							
69	ECMA:ERRSTAT1 information							
	ERRLOC register MG#X-L							
6A	ECMA:ERRSTAT0 information							
	ERRLOC register MG#XN-H							
6B	ECMA:ERRSTAT0 information							
	ERRLOC register MG#XN-H							
6C	ECMA:ERRSTAT1 information							
	ERRLOC register MG#XN-H							
6D	ECMA:ERRSTAT1 information							
	ERRLOC register MG#XN-H							
6E	ECMA:ERRSTAT0 information							
	ERRLOC register MG#XN-L							
6F	ECMA:ERRSTAT0 information							
	ERRLOC register MG#XN-L							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type2 (4/4)

	0	1	2	3	4	5	6	7
70	ECMA:ERRSTAT1 information							
	ERRLOC register MG#XN-L							
71	ECMA:ERRSTAT1 information							
	ERRLOC register MG#XN-L							
72	Not used							
73	Not used							
74	Warning Occurred CMM.NO							
	CMM.NO							
75	Warning Occurred CMM.NO							
	PK LOCATION							
76	Not used							
77	Not used							
78	Not used							
79	Not used							
7A	Not used							
7B	Not used							
7C	Not used							
7D	Not used							
7E	Not used							
7F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type3 (1/4)

	0	1	2	3	4	5	6	7
40	Shared memory Threshold counter for the warning SMA-DIMM00							
41	Shared memory Threshold counter for the warning SMA-DIMM01							
42	Shared memory Threshold counter for the warning SMA-DIMM02							
43	Shared memory Threshold counter for the warning SMA-DIMM03							
44	Shared memory Threshold counter for the warning SMA-DIMM04							
45	Shared memory Threshold counter for the warning SMA-DIMM05							
46	Not used							
47	Not used							
48	Not used							
49	SMA:DIMM SIGNAL ERROR DIMM							
	(Not used)	(Not used)	DIMM05 control error	DIMM04 control error	DIMM03 control error	DIMM02 control error	DIMM01 control error	DIMM00 control error
4A	SMA:UNCOR ERROR DIMM							
	(Not used)	(Not used)	DIMM05 uncorrectable error	DIMM04 uncorrectable error	DIMM03 uncorrectable error	DIMM02 uncorrectable error	DIMM01 uncorrectable error	DIMM00 uncorrectable error
4B	SMA:COR ERROR DIMM							
	(Not used)	(Not used)	DIMM05 correctable error	DIMM04 correctable error	DIMM03 correctable error	DIMM02 correctable error	DIMM01 correctable error	DIMM00 correctable error
4C	SMA:COR ERROR DIMM00/01 LOCATION							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	Correctable error in memory IC6 (for data)	Correctable error in memory IC7 (for data)	Correctable error in memory IC5 (for data)
4D	SMA:COR ERROR DIMM00/01 LOCATION							
	Correctable error in memory IC8 (for data)	Correctable error in memory IC4 (for data)	Correctable error in memory IC9 (for data)	Correctable error in memory IC3 (for data)	Correctable error in memory IC10 (for data)	Correctable error in memory IC2 (for data)	Correctable error in memory IC11 (for data)	Correctable error in memory IC1 (for data)
4E	SMA:COR ERROR DIMM00/01 LOCATION							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	Correctable error in memory IC6 (for data)	Correctable error in memory IC7 (for data)	Correctable error in memory IC5 (for data)
4F	SMA:COR ERROR DIMM00/01 LOCATION							
	Correctable error in memory IC8 for data)	Correctable error in memory IC4 (for data)	Correctable error in memory IC9 (for data)	Correctable error in memory IC3 (for data)	Correctable error in memory IC10 (for data)	Correctable error in memory IC2 (for data)	Correctable error in memory IC11 (for data)	Correctable error in memory IC1 (for data)

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type3 (2/4)

	0	1	2	3	4	5	6	7
50	SMA:COR ERROR DIMM02/03 LOCATION							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	Correctable error in memory IC6 (for data)	Correctable error in memory IC7 (for data)	Correctable error in memory IC5 (for data)
51	SMA:COR ERROR DIMM02/03 LOCATION							
	Correctable error in memory IC8 (for data)	Correctable error in memory IC4 (for data)	Correctable error in memory IC9 (for data)	Correctable error in memory IC3 (for data)	Correctable error in memory IC10 (for data)	Correctable error in memory IC2 (for data)	Correctable error in memory IC11 (for data)	Correctable error in memory IC1 (for data)
52	SMA:COR ERROR DIMM02/03 LOCATION							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	Correctable error in memory IC6 (for data)	Correctable error in memory IC7 (for data)	Correctable error in memory IC5 (for data)
53	SMA:COR ERROR DIMM02/03 LOCATION							
	Correctable error in memory IC8 (for data)	Correctable error in memory IC4 (for data)	Correctable error in memory IC9 (for data)	Correctable error in memory IC3 (for data)	Correctable error in memory IC10 (for data)	Correctable error in memory IC2 (for data)	Correctable error in memory IC11 (for data)	Correctable error in memory IC1 (for data)
54	SMA:COR ERROR DIMM04/05 LOCATION							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	Correctable error in memory IC6 (for data)	Correctable error in memory IC7 (for data)	Correctable error in memory IC5 (for data)
55	SMA:COR ERROR DIMM04/05 LOCATION							
	Correctable error in memory IC8 (for data)	Correctable error in memory IC4 (for data)	Correctable error in memory IC9 (for data)	Correctable error in memory IC3 (for data)	Correctable error in memory IC10 (for data)	Correctable error in memory IC2 (for data)	Correctable error in memory IC11 (for data)	Correctable error in memory IC1 (for data)
56	SMA:COR ERROR DIMM04/05 LOCATION							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	Correctable error in memory IC6 (for data)	Correctable error in memory IC7 (for data)	Correctable error in memory IC5 (for data)
57	SMA:COR ERROR DIMM04/05 LOCATION							
	Correctable error in memory IC8 (for data)	Correctable error in memory IC4 (for data)	Correctable error in memory IC9 (for data)	Correctable error in memory IC3 (for data)	Correctable error in memory IC10 (for data)	Correctable error in memory IC2 (for data)	Correctable error in memory IC11 (for data)	Correctable error in memory IC1 (for data)
58	Not used							
59	Not used							
5A	Not used							
5B	Not used							
5C	Not used							
5D	Not used							
5E	Not used							
5F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type3 (3/4)

	0	1	2	3	4	5	6	7
60	Not used							
61	Not used							
62	Not used							
63	Not used							
64	Not used							
65	Not used							
66	Not used							
67	Not used							
68	Not used							
69	Not used							
6A	Not used							
6B	Not used							
6C	Not used							
6D	Not used							
6E	Not used							
6F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type3 (4/4)

	0	1	2	3	4	5	6	7
70	Not used							
71	Not used							
72	Not used							
73	Not used							
74	Not used							
75	Not used							
76	Not used							
77	Not used							
78	Not used							
79	Not used							
7A	Not used							
7B	Not used							
7C	Not used							
7D	Not used							
7E	Not used							
7F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type4 (1/4)

	0	1	2	3	4	5	6	7
40	Threshold counter for the warning							
	MPID 00				MPID 01			
41	Threshold counter for the warning							
	MPID 02				MPID 03			
42	Threshold counter for the warning							
	MPID 04				MPID 05			
43	Threshold counter for the warning							
	MPID 06				MPID 07			
44	Threshold counter for the warning							
	MPID 08				MPID 09			
45	Threshold counter for the warning							
	MPID 10				MPID 11			
46	Threshold counter for the warning							
	MPID 12				MPID 13			
47	Threshold counter for the warning							
	MPID 14				MPID 15			
48	Threshold counter for the warning							
	MPID 16				MPID 17			
49	Threshold counter for the warning							
	MPID 18				MPID 19			
4A	Threshold counter for the warning							
	MPID 20				MPID 21			
4B	Threshold counter for the warning							
	MPID 22				MPID 23			
4C	Threshold counter for the warning							
	MPID 24				MPID 25			
4D	Threshold counter for the warning							
	MPID 26				MPID 27			
4E	Threshold counter for the warning							
	MPID 28				MPID 29			
4F	Threshold counter for the warning							
	MPID 30				MPID 31			

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type4 (2/4)

	0	1	2	3	4	5	6	7
50	Threshold counter for the warning							
	MPID 32				MPID 33			
51	Threshold counter for the warning							
	MPID 34				MPID 35			
52	Threshold counter for the warning							
	MPID 36				MPID 37			
53	Threshold counter for the warning							
	MPID 38				MPID 39			
54	Threshold counter for the warning							
	MPID 40				MPID 41			
55	Threshold counter for the warning							
	MPID 42				MPID 43			
56	Threshold counter for the warning							
	MPID 44				MPID 45			
57	Threshold counter for the warning							
	MPID 46				MPID 47			
58	Threshold counter for the warning							
	MPID 48				MPID 49			
59	Threshold counter for the warning							
	MPID 50				MPID 51			
5A	Threshold counter for the warning							
	MPID 52				MPID 53			
5B	Threshold counter for the warning							
	MPID 54				MPID 55			
5C	Threshold counter for the warning							
	MPID 56				MPID 57			
5D	Threshold counter for the warning							
	MPID 58				MPID 59			
5E	Threshold counter for the warning							
	MPID 60				MPID 61			
5F	Threshold counter for the warning							
	MPID 62				MPID 63			

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type4 (3/4)

	0	1	2	3	4	5	6	7
60	Threshold counter for the warning							
	MPID 64				MPID 65			
61	Threshold counter for the warning							
	MPID 66				MPID 67			
62	Threshold counter for the warning							
	MPID 68				MPID 69			
63	Threshold counter for the warning							
	MPID 70				MPID 71			
64	Threshold counter for the warning							
	MPID 72				MPID 73			
65	Threshold counter for the warning							
	MPID 74				MPID 75			
66	Threshold counter for the warning							
	MPID 76				MPID 77			
67	Threshold counter for the warning							
	MPID 78				MPID 79			
68	Threshold counter for the warning							
	MPID 80				MPID 81			
69	Threshold counter for the warning							
	MPID 82				MPID 83			
6A	Threshold counter for the warning							
	MPID 84				MPID 85			
6B	Threshold counter for the warning							
	MPID 86				MPID 87			
6C	Threshold counter for the warning							
	MPID 88				MPID 89			
6D	Threshold counter for the warning							
	MPID 90				MPID 91			
6E	Threshold counter for the warning							
	MPID 92				MPID 93			
6F	Threshold counter for the warning							
	MPID 94				MPID 95			

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type4 (4/4)

	0	1	2	3	4	5	6	7
70	Threshold counter for the warning							
	MPID 96				MPID 97			
71	Threshold counter for the warning							
	MPID 98				MPID 99			
72	Threshold counter for the warning							
	MPID 100				MPID 101			
73	Threshold counter for the warning							
	MPID 102				MPID 103			
74	Threshold counter for the warning							
	MPID 104				MPID 105			
75	Threshold counter for the warning							
	MPID 106				MPID 107			
76	Threshold counter for the warning							
	MPID 108				MPID 109			
77	Threshold counter for the warning							
	MPID 110				MPID 111			
78	Threshold counter for the warning							
	MPID 112				MPID 113			
79	Threshold counter for the warning							
	MPID 114				MPID 115			
7A	Threshold counter for the warning							
	MPID 116				MPID 117			
7B	Threshold counter for the warning							
	MPID 118				MPID 119			
7C	Threshold counter for the warning							
	MPID 120				MPID 121			
7D	Threshold counter for the warning							
	MPID 122				MPID 123			
7E	Threshold counter for the warning							
	MPID 124				MPID 125			
7F	Threshold counter for the warning							
	MPID 126				MPID 127			

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type5 (1/4)

	0	1	2	3	4	5	6	7
40	Threshold counter for the scan group Scan path group A							
41	Threshold counter for the scan group Scan path group B							
42	Threshold counter for the scan group Scan path group C							
43	Threshold counter for the scan group Scan path group D							
44	SMA:SCINT OUTPUT MASK							
	SINT_MASK MPA#31	SINT_MASK MPA#30	SINT_MASK MPA#29	SINT_MASK MPA#28	SINT_MASK MPA#27	SINT_MASK MPA#26	SINT_MASK MPA#25	SINT_MASK MPA#24
45	SMA:SCINT OUTPUT MASK							
	SINT_MASK MPA#23	SINT_MASK MPA#22	SINT_MASK MPA#21	SINT_MASK MPA#20	SINT_MASK MPA#19	SINT_MASK MPA#18	SINT_MASK MPA#17	SINT_MASK MPA#16
46	SMA:SCINT OUTPUT MASK							
	SINT_MASK MPA#15	SINT_MASK MPA#14	SINT_MASK MPA#13	SINT_MASK MPA#12	SINT_MASK MPA#11	SINT_MASK MPA#10	SINT_MASK MPA#09	SINT_MASK MPA#08
47	SMA:SCINT OUTPUT MASK							
	SINT_MASK MPA#07	SINT_MASK MPA#06	SINT_MASK MPA#05	SINT_MASK MPA#04	SINT_MASK MPA#03	SINT_MASK MPA#02	SINT_MASK MPA#01	SINT_MASK MPA#00
48	Not used							
49	Not used							
4A	SMA:MP STATUS TIMEOUT DATA MPST_TODT							
4B	SMA:MP STATUS TIMEOUT DATA MPST_TODT							
4C	SMA:VALID TIMER TIMEOUT DATA VAL_TODT							
4D	SMA:VALID TIMER TIMEOUT DATA VAL_TODT							
4E	SMA:SCINT TIMEOUT DATA SC_TODT							
4F	SMA:SCINT TIMEOUT DATA							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type5 (2/4)

	0	1	2	3	4	5	6	7
50	SMA:SCAN COUNTER PARITY ERROR							
	SCCNT_ PERR MPA#31	SCCNT_ PERR MPA#30	SCCNT_ PERR MPA#29	SCCNT_ PERR MPA#28	SCCNT_ PERR MPA#27	SCCNT_ PERR MPA#26	SCCNT_ PERR MPA#25	SCCNT_ PERR MPA#24
51	SMA:SCAN COUNTER PARITY ERROR							
	SCCNT_ PERR MPA#23	SCCNT_ PERR MPA#22	SCCNT_ PERR MPA#21	SCCNT_ PERR MPA#20	SCCNT_ PERR MPA#19	SCCNT_ PERR MPA#18	SCCNT_ PERR MPA#17	SCCNT_ PERR MPA#16
52	SMA:SCAN COUNTER PARITY ERROR							
	SCCNT_ PERR MPA#15	SCCNT_ PERR MPA#14	SCCNT_ PERR MPA#13	SCCNT_ PERR MPA#12	SCCNT_ PERR MPA#11	SCCNT_ PERR MPA#10	SCCNT_ PERR MPA#09	SCCNT_ PERR MPA#08
53	SMA:SCAN COUNTER PARITY ERROR							
	SCCNT_ PERR MPA#07	SCCNT_ PERR MPA#06	SCCNT_ PERR MPA#05	SCCNT_ PERR MPA#04	SCCNT_ PERR MPA#03	SCCNT_ PERR MPA#02	SCCNT_ PERR MPA#01	SCCNT_ PERR MPA#00
54	SMA:VALID COUNTER PARITY ERROR							
	VALCNT_ PERR MPA#31	VALCNT_ PERR MPA#30	VALCNT_ PERR MPA#29	VALCNT_ PERR MPA#28	VALCNT_ PERR MPA#27	VALCNT_ PERR MPA#26	VALCNT_ PERR MPA#25	VALCNT_ PERR MPA#24
55	SMA:VALID COUNTER PARITY ERROR							
	VALCNT_ PERR MPA#23	VALCNT_ PERR MPA#22	VALCNT_ PERR MPA#21	VALCNT_ PERR MPA#20	VALCNT_ PERR MPA#19	VALCNT_ PERR MPA#18	VALCNT_ PERR MPA#17	VALCNT_ PERR MPA#16
56	SMA:VALID COUNTER PARITY ERROR							
	VALCNT_ PERR MPA#15	VALCNT_ PERR MPA#14	VALCNT_ PERR MPA#13	VALCNT_ PERR MPA#12	VALCNT_ PERR MPA#11	VALCNT_ PERR MPA#10	VALCNT_ PERR MPA#09	VALCNT_ PERR MPA#08
57	SMA:VALID COUNTER PARITY ERROR							
	VALCNT_ PERR MPA#07	VALCNT_ PERR MPA#06	VALCNT_ PERR MPA#05	VALCNT_ PERR MPA#04	VALCNT_ PERR MPA#03	VALCNT_ PERR MPA#02	VALCNT_ PERR MPA#01	VALCNT_ PERR MPA#00
58	SMA:SCAN SEQUENCER ERROR							
	SCSEQ_ER R MPA#31	SCSEQ_ERR MPA#30	SCSEQ_ERR MPA#29	SCSEQ_ERR MPA#28	SCSEQ_ERR MPA#27	SCSEQ_ERR MPA#26	SCSEQ_ERR MPA#25	SCSEQ_ER R MPA#24
59	SMA:SCAN SEQUENCER ERROR							
	SCSEQ_ER R MPA#23	SCSEQ_ERR MPA#22	SCSEQ_ERR MPA#21	SCSEQ_ERR MPA#20	SCSEQ_ERR MPA#19	SCSEQ_ERR MPA#18	SCSEQ_ERR MPA#17	SCSEQ_ER R MPA#16
5A	SMA:SCAN SEQUENCER ERROR							
	SCSEQ_ER R MPA#15	SCSEQ_ERR MPA#14	SCSEQ_ERR MPA#13	SCSEQ_ERR MPA#12	SCSEQ_ERR MPA#11	SCSEQ_ERR MPA#10	SCSEQ_ERR MPA#09	SCSEQ_ER R MPA#08
5B	SMA:SCAN SEQUENCER ERROR							
	SCSEQ_ER R MPA#07	SCSEQ_ERR MPA#06	SCSEQ_ERR MPA#05	SCSEQ_ERR MPA#04	SCSEQ_ERR MPA#03	SCSEQ_ERR MPA#02	SCSEQ_ERR MPA#01	SCSEQ_ER R MPA#00
5C	SMA:SCINT OUTPUT ERROR							
	SINT_OUT_ ERR MPA#31	SINT_OUT_ ERR MPA#30	SINT_OUT_ ERR MPA#29	SINT_OUT_ ERR MPA#28	SINT_OUT_ ERR MPA#27	SINT_OUT_ ERR MPA#26	SINT_OUT_ ERR MPA#25	SINT_OUT_ ERR MPA#24
5D	SMA:SCINT OUTPUT ERROR							
	SINT_OUT_ ERR MPA#23	SINT_OUT_ ERR MPA#22	SINT_OUT_ ERR MPA#21	SINT_OUT_ ERR MPA#20	SINT_OUT_ ERR MPA#19	SINT_OUT_ ERR MPA#18	SINT_OUT_ ERR MPA#17	SINT_OUT_ ERR MPA#16
5E	SMA:SCINT OUTPUT ERROR							
	SINT_OUT_ ERR MPA#15	SINT_OUT_ ERR MPA#14	SINT_OUT_ ERR MPA#13	SINT_OUT_ ERR MPA#12	SINT_OUT_ ERR MPA#11	SINT_OUT_ ERR MPA#10	SINT_OUT_ ERR MPA#09	SINT_OUT_ ERR MPA#08
5F	SMA:SCINT OUTPUT ERROR							
	SINT_OUT_ ERR MPA#07	SINT_OUT_ ERR MPA#06	SINT_OUT_ ERR MPA#05	SINT_OUT_ ERR MPA#04	SINT_OUT_ ERR MPA#03	SINT_OUT_ ERR MPA#02	SINT_OUT_ ERR MPA#01	SINT_OUT_ ERR MPA#00

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type5 (3/4)

	0	1	2	3	4	5	6	7
60	SMA:SCINT SIGNAL							
	SINT_SIG MPA#31	SINT_SIG MPA#30	SINT_SIG MPA#29	SINT_SIG MPA#28	SINT_SIG MPA#27	SINT_SIG MPA#26	SINT_SIG MPA#25	SINT_SIG MPA#24
61	SMA:SCINT SIGNAL							
	SINT_SIG MPA#23	SINT_SIG MPA#22	SINT_SIG MPA#21	SINT_SIG MPA#20	SINT_SIG MPA#19	SINT_SIG MPA#18	SINT_SIG MPA#17	SINT_SIG MPA#16
62	SMA:SCINT SIGNAL							
	SINT_SIG MPA#15	SINT_SIG MPA#14	SINT_SIG MPA#13	SINT_SIG MPA#12	SINT_SIG MPA#11	SINT_SIG MPA#10	SINT_SIG MPA#09	SINT_SIG MPA#08
63	SMA:SCINT SIGNAL							
	SINT_SIG MPA#07	SINT_SIG MPA#06	SINT_SIG MPA#05	SINT_SIG MPA#04	SINT_SIG MPA#03	SINT_SIG MPA#02	SINT_SIG MPA#01	SINT_SIG MPA#00
64	Not used							
65	SMA:PATH0 ERROR STATUS							
	ALL LOCK BUSY	MEMORY NOT READY	BACKUP BUSY	ALL LOCK ERROR	MEMORY DISCONNECT BUSY	ILLEGAL ADDRESS ERROR	DIMM INV ERROR	ILLEGAL LOCK ERROR
66	SMA:PATH0 ERROR STATUS							
	ASC TO ERROR	LOCK TO ERROR	(Not used)	DSTG ADDRESS ERROR	PRB ERROR	CHECK CODE ERROR	PATH ANY ERROR	PATH BOD ERROR
67	SMA:PATH0 ERROR STATUS							
	CORRECT ABLE ERROR	UNCORRECT ABLE ERROR	I/O REG PARITY ERROR	SMB ERROR	(Not used)	SM PS DOWN	MCTL SIG ERROR	CMN BOD ERROR
68	SMA:PATH0 RXB ERROR							
	RXB CMD PARITY ERROR	RXB ADR PARITY ERROR	RXB WDT PARITY ERROR	RX TO ERROR	SYNC0 UNDER ERROR	SYNC1 UNDER ERROR	SYNC0 OVR	SYNC1 OVR
69	SMA:PATH0 RXB ERROR							
	LRC ERROR	LRC COMPERE ERROR	LOCK COMMAND ERROR	R/W COMMAND ERROR	ENT ON ERROR	ENT OFF ERROR	RPTR ERROR	NEXT RPTR ERROR
6A	SMA:PATH0 RXB ERROR							
	RX CNT ERROR	PCNT0 ERROR	RX SEQ ERROR	(Not used)	REQ TO ERROR	(Not used)	(Not used)	(Not used)
6B	SMA:PATH0 RXB ERROR							
	CMD PGEN ERROR	ADR PGEN ERROR	WDT PGEN ERROR	(Not used)	RXB PERR	(Not used)	(Not used)	(Not used)
6C	SMA:PATH0 PRB ERROR							
	IR PID ERROR	IRB PARITY ERROR	(Not used)	(Not used)	PR PID PARITY ERROR	PRB PARITY ERROR	PRCC PARITY ERROR	(Not used)
6D	SMA:PATH0 PRB ERROR							
	PCNT1 ERROR	PRB CNT ERROR	TX SEQ ERROR	PID ERROR	PRB TO ERROR	EINT ERROR	(Not used)	(Not used)
6E	SMA:PATH0 PRB ERROR							
	MEM BKUP BSY	PATH BKUP BSY	DBL ALLK ERROR	ALLK MPID ERROR	DIMM INV ERROR	SM AREA ERROR	(Not used)	MPA OUT ERROR
6F	SMA:PATH0 PRB ERROR							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type5 (4/4)

	0	1	2	3	4	5	6	7
70	Not used							
71	SMA:PATH1 ERROR STATUS							
	ALL LOCK BUSY	MEMORY NOT READY	BACKUP BUSY	ALL LOCK ERROR	MEMORY DISCONNECT BUSY	ILLEGAL ADDRESS ERROR	ALL LOCK BUSY	MEMORY NOT READY
72	SMA:PATH1 ERROR STATUS							
	ASC TO ERROR	LOCK TO ERROR	(Not used)	DSTG ADDRESS ERROR	PRB ERROR	CHECK CODE ERROR	ASC TO ERROR	LOCK TO ERROR
73	SMA:PATH1 ERROR STATUS							
	CORRECTABLE ERROR	UNCORRECTABLE ERROR	I/O REG PARITY ERROR	SMB ERROR	(Not used)	SM PS DOWN	CORRECTABLE ERROR	UNCORRECTABLE ERROR
74	SMA:PATH1 RXB ERROR							
	RXB CMD PARITY ERROR	RXB ADR PARITY ERROR	RXB WDT PARITY ERROR	RX TO ERROR	SYNC0 UNDER ERROR	SYNC1 UNDER ERROR	RXB CMD PARITY ERROR	RXB ADR PARITY ERROR
75	SMA:PATH1 RXB ERROR							
	LRC ERROR	LRC COMPERE ERROR	LOCK COMMAND ERROR	R/W COMMAND ERROR	ENT ON ERROR	ENT OFF ERROR	LRC ERROR	LRC COMPERE ERROR
76	SMA:PATH1 RXB ERROR							
	RX CNT ERROR	PCNT0 ERROR	RX SEQ ERROR	(Not used)	REQ TO ERROR	(Not used)	RX CNT ERROR	PCNT0 ERROR
77	SMA:PATH1 RXB ERROR							
	CMD PGEN ERROR	ADR PGEN ERROR	WDT PGEN ERROR	(Not used)	RXB PERR	(Not used)	CMD PGEN ERROR	ADR PGEN ERROR
78	SMA:PATH1 PRB ERROR							
	IR PID ERROR	IRB PARITY ERROR	(Not used)	(Not used)	PR PID PARITY ERROR	PRB PARITY ERROR	IR PID ERROR	IRB PARITY ERROR
79	SMA:PATH1 PRB ERROR							
	PCNT1 ERROR	PRB CNT ERROR	TX SEQ ERROR	PID ERROR	PRB TO ERROR	EINT ERROR	PCNT1 ERROR	PRB CNT ERROR
7A	SMA:PATH1 PRB ERROR							
	MEM P BKU BSY	PATH BKUP BSY	DBL ALLK ERROR	ALLK MPID ERROR	DIMM INV ERROR	SM AREA ERROR	MEM BKUP BSY	PATH BKUP BSY
7B	SMA:PATH1 PRB ERROR							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7C	SMA:BOARD ERROR STATUS							
	WDB ERROR	MWB ERROR	MRB ERROR	RDB ERROR	RWB ERROR	MARB ERROR	MV SEQ ERROR	MSEQ ERROR
7D	SMA:BOARD ERROR STATUS							
	RD SEQ ERROR	RTN SEQ ERROR	REF CTL ERROR	LQ ARB ERROR	LQ ERROR	IWDB ERROR	IWB ERROR	IRDB ERROR
7E	SMA:BOARD ERROR STATUS							
	IRB ERROR	IARB ERROR	IMV SEQ ERROR	ISEQ ERROR	TIMER ERROR	SC SEQ ERROR	BC REQ ERROR	SLOT ERROR
7F	SMA:BOARD ERROR STATUS							
	PD ADR ERROR	CLK ERROR	LK WAIT TO	LK PRT ERROR	LADR PERR	PID ERROR	FIFO ERROR	DLL CTL ERROR

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type6 (1/4)

	0	1	2	3	4	5	6	7
40	MPA: A0_ERR/ A0_RXER							
	CTL ERR	DT ERR	TOUT	CRCER	LRCER	ERRINT	ANYER	RXSM PER
41	MPA: A1_ERR/ A1_RXER							
	CTL ERR	DT ERR	TOUT	CRCER	LRCER	ERRINT	ANYER	RXSM PER
42	MPA: B0_ERR/ B0_RXER							
	CTL ERR	DT ERR	TOUT	CRCER	LRCER	ERRINT	ANYER	RXSM PER
43	MPA: B1_ERR/ B1_RXER							
	CTL ERR	DT ERR	TOUT	CRCER	LRCER	ERRINT	ANYER	RXSM PER
44	MPA: C0_ERR/ C0_RXER							
	CTL ERR	DT ERR	TOUT	CRCER	LRCER	ERRINT	ANYER	RXSM PER
45	MPA: C1_ERR/ C1_RXER							
	CTL ERR	DT ERR	TOUT	CRCER	LRCER	ERRINT	ANYER	RXSM PER
46	MPA: D0_ERR/ D0_RXER							
	CTL ERR	DT ERR	TOUT	CRCER	LRCER	ERRINT	ANYER	RXSM PER
47	MPA: D1_ERR/ D1_RXER							
	CTL ERR	DT ERR	TOUT	CRCER	LRCER	ERRINT	ANYER	RXSM PER
48	MPA:SCANA_SEQS1							
	(Not used)	sc	SCAN MP	LMP	ILL MODE	DEC ERR	ENC ERR	CST
49	MPA:SCANA_TIMER							
	(Not used)	(Not used)	WAIT CNT	TIME CNT 3	TIME CNT 2	TIME CNT 1	TIME CNT 0	TIME OUT
4A	MPA:SCANA_LOG1							
	(Not used)	CRC PERR	LRC PERR	ST ERR	RD ELRC ERR	WR NLRC ERR	RD NLRC ERR	WR ELRC ERR
4B	MPA:SCANA_LOG1							
	SCDT ERR 3	SCDT ERR 2	SCDT ERR 1	SCDT ERR 0	ERDT ERR 3	ERDT ERR 2	ERDT ERR 1	ERDT ERR 0
4C	MPA:SCANA_LOG1							
	INTDT2 ERR 3	INTDT2 ERR 2	INTDT2 ERR 1	INTDT2 ERR 0	INTDT ERR 3	INTDT ERR 2	INTDT ERR 1	INTDT ERR 0
4D	MPA:SCANA_LOG2							
	BST DTPERR 3	BST DTPERR 2	BST DTPERR 1	BST DTPERR 0	BST ERDT PERR 3	BST ERDT PERR 2	BST ERDT PERR 1	BST ERDT PERR 0
4E	MPA:SCANA_LOG2							
	(Not used)	(Not used)	BST CRC CMP	BST NLRC ERR	BST ELRC ERR	BST CRC PERR	BSTLR PERR	BSTST PERR
4F	MPA:SCANA_LOG2							
	SMX0 ERRINT	SMX0 ENTON ERR	SMX1 ERRINT	SMX1 ENTON ERR	SCSTS ERR 3	SCSTS ERR 2	SCSTS ERR 1	SCSTS ERR 0

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type6 (2/4)

	0	1	2	3	4	5	6	7
50	MPA:SCANA_LOG2							
	MPSTS ERR 3	MPSTS ERR 2	MPSTS ERR 1	MPSTS ERR 0	PORT DTERR 3	PORT DTERR 2	PORT DTERR 1	PORT DTERR 0
51	MPA:SCANA_SEQS1							
	(Not used)	sc	SCAN MP	LMP	ILL MODE	DEC ERR	ENC ERR	CST
52	MPA:SCANA_TIMER							
	(Not used)	(Not used)	WAIT CNT	TIME CNT 3	TIME CNT 2	TIME CNT 1	TIME CNT 0	TIME OUT
53	MPA:SCANA_LOG1							
	(Not used)	CRC PERR	LRC PERR	ST ERR	RD ELRC ERR	WR NLRC ERR	RD NLRC ERR	WR ELRC ERR
54	MPA:SCANA_LOG1							
	SCDT ERR 3	SCDT ERR 2	SCDT ERR 1	SCDT ERR 0	ERDT ERR 3	ERDT ERR 2	ERDT ERR 1	ERDT ERR 0
55	MPA:SCANA_LOG1							
	INTDT2 ERR 3	INTDT2 ERR 2	INTDT2 ERR 1	INTDT2 ERR 0	INTDT ERR 3	INTDT ERR 2	INTDT ERR 1	INTDT ERR 0
56	MPA:SCANA_LOG2							
	BST DTPERR 3	BST DTPERR 2	BST DTPERR 1	BST DTPERR 0	BST ERDT PERR 3	BST ERDT PERR 2	BST ERDT PERR 1	BST ERDT PERR 0
57	MPA:SCANA_LOG2							
	(Not used)	(Not used)	BST CRC CMP	BST NLRC ERR	BST ELRC ERR	BST CRC PERR	BSTLR PERR	BSTST PERR
58	MPA:SCANA_LOG2							
	SMX0 ERRINT	SMX0 ENTON ERR	SMX1 ERRINT	SMX1 ENTON ERR	SCSTS ERR 3	SCSTS ERR 2	SCSTS ERR 1	SCSTS ERR 0
59	MPA:SCANA_LOG2							
	MPSTS ERR 3	MPSTS ERR 2	MPSTS ERR 1	MPSTS ERR 0	PORT DTERR 3	PORT DTERR 2	PORT DTERR 1	PORT DTERR 0
5A	MPA:SCANA_SEQS1							
	(Not used)	sc	SCAN MP	LMP	ILL MODE	DEC ERR	ENC ERR	CST
5B	MPA:SCANA_TIMER							
	(Not used)	(Not used)	WAIT CNT	TIME CNT 3	TIME CNT 2	TIME CNT 1	TIME CNT 0	TIME OUT
5C	MPA:SCANA_LOG1							
	(Not used)	CRC PERR	LRC PERR	ST ERR	RD ELRC ERR	WR NLRC ERR	RD NLRC ERR	WR ELRC ERR
5D	MPA:SCANA_LOG1							
	SCDT ERR 3	SCDT ERR 2	SCDT ERR 1	SCDT ERR 0	ERDT ERR 3	ERDT ERR 2	ERDT ERR 1	ERDT ERR 0
5E	MPA:SCANA_LOG1							
	INTDT2 ERR 3	INTDT2 ERR 2	INTDT2 ERR 1	INTDT2 ERR 0	INTDT ERR 3	INTDT ERR 2	INTDT ERR 1	INTDT ERR 0
5F	MPA:SCANA_LOG2							
	BST DTPERR 3	BST DTPERR 2	BST DTPERR 1	BST DTPERR 0	BST ERDT PERR 3	BST ERDT PERR 2	BST ERDT PERR 1	BST ERDT PERR 0

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type6 (3/4)

	0	1	2	3	4	5	6	7
60	MPA:SCANA_LOG2							
	(Not used)	(Not used)	BST CRC CMP	BST NLRC ERR	BST ELRC ERR	BST CRC PERR	BSTLR PERR	BSTST PERR
61	MPA:SCANA_LOG2							
	SMX0 ERRINT	SMX0 ENTON ERR	SMX1 ERRINT	SMX1 ENTON ERR	SCSTS ERR 3	SCSTS ERR 2	SCSTS ERR 1	SCSTS ERR 0
62	MPA:SCANA_LOG2							
	MPSTS ERR 3	MPSTS ERR 2	MPSTS ERR 1	MPSTS ERR 0	PORT DTERR 3	PORT DTERR 2	PORT DTERR 1	PORT DTERR 0
63	MPA:SCANA_SEQS1							
	(Not used)	sc	SCAN MP	LMP	ILL MODE	DEC ERR	ENC ERR	CST
64	MPA:SCANA_TIMER							
	(Not used)	(Not used)	WAIT CNT	TIME CNT 3	TIME CNT 2	TIME CNT 1	TIME CNT 0	TIME OUT
65	MPA:SCANA_LOG1							
	(Not used)	CRC PERR	LRC PERR	ST ERR	RD ELRC ERR	WR NLRC ERR	RD NLRC ERR	WR ELRC ERR
66	MPA:SCANA_LOG1							
	SCDT ERR 3	SCDT ERR 2	SCDT ERR 1	SCDT ERR 0	ERDT ERR 3	ERDT ERR 2	ERDT ERR 1	ERDT ERR 0
67	MPA:SCANA_LOG1							
	INTDT2 ERR 3	INTDT2 ERR 2	INTDT2 ERR 1	INTDT2 ERR 0	INTDT ERR 3	INTDT ERR 2	INTDT ERR 1	INTDT ERR 0
68	MPA:SCANA_LOG2							
	BST DTPERR 3	BST DTPERR 2	BST DTPERR 1	BST DTPERR 0	BST ERDT PERR 3	BST ERDT PERR 2	BST ERDT PERR 1	BST ERDT PERR 0
69	MPA:SCANA_LOG2							
	(Not used)	(Not used)	BST CRC CMP	BST NLRC ERR	BST ELRC ERR	BST CRC PERR	BSTLR PERR	BSTST PERR
6A	MPA:SCANA_LOG2							
	SMX0 ERRINT	SMX0 ENTON ERR	SMX1 ERRINT	SMX1 ENTON ERR	SCSTS ERR 3	SCSTS ERR 2	SCSTS ERR 1	SCSTS ERR 0
6B	MPA:SCANA_LOG2							
	MPSTS ERR 3	MPSTS ERR 2	MPSTS ERR 1	MPSTS ERR 0	PORT DTERR 3	PORT DTERR 2	PORT DTERR 1	PORT DTERR 0
6C	Not used							
6D	Not used							
6E	Not used							
6F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type6 (4/4)

	0	1	2	3	4	5	6	7
70	Not used							
71	Not used							
72	Not used							
73	Not used							
74	Not used							
75	Not used							
76	Not used							
77	Not used							
78	Not used							
79	Not used							
7A	Not used							
7B	Not used							
7C	Not used							
7D	Not used							
7E	Not used							
7F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type7 (1/4)

	0	1	2	3	4	5	6	7
40	Threshold counter Side A							
41	Threshold counter Side B							
42	Threshold counter Side C							
43	Threshold counter Side D							
44	Not used							
45	SMA:SMA CONTROL							
	(Not used)	(Not used)	DIMM PTY INV	DIMM TGL INH	LOCK MODE01	LOCK MODE00	BCSC WRN MODE	DUAL TIME EN
46	SMA:SMA CONTROL							
	DBG SIG	DBG SIG SEL	(Not used)	AC FMT	SCINT PULS EN	(Not used)	EINT SHRT PULS	ENT OFF EN
47	SMA:SMA CONTROL							
	SMPS DWN EN	CLK CHK EN	ECC ADR MSK	DIAG EN	DQS CTL EN	PWR DWN EN	DT RVS INH	REF MODE
48	Not used							
49	SMA:SMA STATUS							
	(Not used)	(Not used)	SLOT 01	SLOT 00	SLOT 08	(Not used)	DISC GRNT	PWR DWN MODE
4A	SMA:SMA STATUS							
	DISC MODE	SELF REF	SMPS DWN	MACK UP	TIM EN	ALL LOCK	MEM RDY	SM EN
4B	SMA:SMA STATUS							
	PK VER03	PK VER02	PK VER01	PK VER00	LSI VER03	LSI VER02	LSI VER01	LSI VER00
4C	SMA:SCINT OUTPUT MASK							
	SINT_MASK MPA#31	SINT_MASK MPA#30	SINT_MASK MPA#29	SINT_MASK MPA#28	SINT_MASK MPA#27	SINT_MASK MPA#26	SINT_MASK MPA#25	SINT_MASK MPA#31
4D	SMA:SCINT OUTPUT MASK							
	SINT_MASK MPA#23	SINT_MASK MPA#22	SINT_MASK MPA#21	SINT_MASK MPA#20	SINT_MASK MPA#19	SINT_MASK MPA#18	SINT_MASK MPA#17	SINT_MASK MPA#23
4E	SMA:SCINT OUTPUT MASK							
	SINT_MASK MPA#15	SINT_MASK MPA#14	SINT_MASK MPA#13	SINT_MASK MPA#12	SINT_MASK MPA#11	SINT_MASK MPA#10	SINT_MASK MPA#09	SINT_MASK MPA#15
4F	SMA:SCINT OUTPUT MASK							
	SINT_MASK MPA#07	SINT_MASK MPA#06	SINT_MASK MPA#05	SINT_MASK MPA#04	SINT_MASK MPA#03	SINT_MASK MPA#02	SINT_MASK MPA#01	SINT_MASK MPA#07

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type7 (2/4)

	0	1	2	3	4	5	6	7
50	SMA:BCAST REG0 MASK							
	BC REG0 MASK bit 00	BC REG0 MASK bit 01	BC REG0 MASK bit 02	BC REG0 MASK bit 03	BC REG0 MASK bit 04	BC REG0 MASK bit 05	BC REG0 MASK bit 06	BC REG0 MASK bit 07
51	SMA:BCAST REG0 MASK							
	BC REG0 MASK bit 10	BC REG0 MASK bit 11	BC REG0 MASK bit 12	BC REG0 MASK bit 13	BC REG0 MASK bit 14	BC REG0 MASK bit 15	BC REG0 MASK bit 16	BC REG0 MASK bit 17
52	SMA:MP STATUS TIMEOUT DATA							
	MPST_TODT							
53	SMA:MP STATUS TIMEOUT DATA							
	MPST_TODT							
54	SMA:VALID TIMER TIMEOUT DATA							
	VAL_TODT							
55	SMA:VALID TIMER TIMEOUT DATA							
	VAL_TODT							
56	SMA:SCINT TIMEOUT DATA							
	SC_TODT							
57	SMA:SCINT TIMEOUT DATA							
	SC_TODT							
58	SMA:SCAN COUNTER PARITY ERROR							
	SCCNT_ PERR MPA#31	SCCNT_ PERR MPA#30	SCCNT_ PERR MPA#29	SCCNT_ PERR MPA#28	SCCNT_ PERR MPA#27	SCCNT_ PERR MPA#31	SCCNT_ PERR MPA#30	SCCNT_ PERR MPA#29
59	SMA:SCAN COUNTER PARITY ERROR							
	SCCNT_ PERR MPA#23	SCCNT_ PERR MPA#22	SCCNT_ PERR MPA#21	SCCNT_ PERR MPA#20	SCCNT_ PERR MPA#19	SCCNT_ PERR MPA#23	SCCNT_ PERR MPA#22	SCCNT_ PERR MPA#21
5A	SMA:SCAN COUNTER PARITY ERROR							
	SCCNT_ PERR MPA#15	SCCNT_ PERR MPA#14	SCCNT_ PERR MPA#13	SCCNT_ PERR MPA#12	SCCNT_ PERR MPA#11	SCCNT_ PERR MPA#15	SCCNT_ PERR MPA#14	SCCNT_ PERR MPA#13
5B	SMA:SCAN COUNTER PARITY ERROR							
	SCCNT_ PERR MPA#07	SCCNT_ PERR MPA#06	SCCNT_ PERR MPA#05	SCCNT_ PERR MPA#04	SCCNT_ PERR MPA#03	SCCNT_ PERR MPA#07	SCCNT_ PERR MPA#06	SCCNT_ PERR MPA#05
5C	SMA:VALID COUNTER PARITY ERROR							
	VALCNT_ PERR MPA#31	VALCNT_ PERR MPA#30	VALCNT_ PERR MPA#29	VALCNT_ PERR MPA#28	VALCNT_ PERR MPA#27	VALCNT_ PERR MPA#31	VALCNT_ PERR MPA#30	VALCNT_ PERR MPA#29
5D	SMA:VALID COUNTER PARITY ERROR							
	VALCNT_ PERR MPA#23	VALCNT_ PERR MPA#22	VALCNT_ PERR MPA#21	VALCNT_ PERR MPA#20	VALCNT_ PERR MPA#19	VALCNT_ PERR MPA#23	VALCNT_ PERR MPA#22	VALCNT_ PERR MPA#21
5E	SMA:VALID COUNTER PARITY ERROR							
	VALCNT_ PERR MPA#15	VALCNT_ PERR MPA#14	VALCNT_ PERR MPA#13	VALCNT_ PERR MPA#12	VALCNT_ PERR MPA#11	VALCNT_ PERR MPA#15	VALCNT_ PERR MPA#14	VALCNT_ PERR MPA#13
5F	SMA:VALID COUNTER PARITY ERROR							
	VALCNT_ PERR MPA#07	VALCNT_ PERR MPA#06	VALCNT_ PERR MPA#05	VALCNT_ PERR MPA#04	VALCNT_ PERR MPA#03	VALCNT_ PERR MPA#07	VALCNT_ PERR MPA#06	VALCNT_ PERR MPA#05

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type7 (3/4)

	0	1	2	3	4	5	6	7
60	SMA:SCAN SEQUENCER ERROR							
	SCSEQ_ERR MPA#31	SCSEQ_ERR MPA#30	SCSEQ_ERR MPA#29	SCSEQ_ERR MPA#28	SCSEQ_ERR MPA#27	SCSEQ_ERR MPA#31	SCSEQ_ERR MPA#30	SCSEQ_ERR MPA#29
61	SMA:SCAN SEQUENCER ERROR							
	SCSEQ_ERR MPA#23	SCSEQ_ERR MPA#22	SCSEQ_ERR MPA#21	SCSEQ_ERR MPA#20	SCSEQ_ERR MPA#19	SCSEQ_ERR MPA#23	SCSEQ_ERR MPA#22	SCSEQ_ERR MPA#21
62	SMA:SCAN SEQUENCER ERROR							
	SCSEQ_ERR MPA#15	SCSEQ_ERR MPA#14	SCSEQ_ERR MPA#13	SCSEQ_ERR MPA#12	SCSEQ_ERR MPA#11	SCSEQ_ERR MPA#15	SCSEQ_ERR MPA#14	SCSEQ_ERR MPA#13
63	SMA:SCAN SEQUENCER ERROR							
	SCSEQ_ERR MPA#07	SCSEQ_ERR MPA#06	SCSEQ_ERR MPA#05	SCSEQ_ERR MPA#04	SCSEQ_ERR MPA#03	SCSEQ_ERR MPA#07	SCSEQ_ERR MPA#06	SCSEQ_ERR MPA#05
64	SMA:SCINT OUTPUT ERROR							
	SINT_OUT_ERR MPA#31	SINT_OUT_ERR MPA#30	SINT_OUT_ERR MPA#29	SINT_OUT_ERR MPA#28	SINT_OUT_ERR MPA#27	SINT_OUT_ERR MPA#31	SINT_OUT_ERR MPA#30	SINT_OUT_ERR MPA#29
65	SMA:SCINT OUTPUT ERROR							
	SINT_OUT_ERR MPA#23	SINT_OUT_ERR MPA#22	SINT_OUT_ERR MPA#21	SINT_OUT_ERR MPA#20	SINT_OUT_ERR MPA#19	SINT_OUT_ERR MPA#23	SINT_OUT_ERR MPA#22	SINT_OUT_ERR MPA#21
66	SMA:SCINT OUTPUT ERROR							
	SINT_OUT_ERR MPA#15	SINT_OUT_ERR MPA#14	SINT_OUT_ERR MPA#13	SINT_OUT_ERR MPA#12	SINT_OUT_ERR MPA#11	SINT_OUT_ERR MPA#15	SINT_OUT_ERR MPA#14	SINT_OUT_ERR MPA#13
67	SMA:SCINT OUTPUT ERROR							
	SINT_OUT_ERR MPA#07	SINT_OUT_ERR MPA#06	SINT_OUT_ERR MPA#05	SINT_OUT_ERR MPA#04	SINT_OUT_ERR MPA#03	SINT_OUT_ERR MPA#07	SINT_OUT_ERR MPA#06	SINT_OUT_ERR MPA#05
68	SMA:SCINT SIGNAL							
	SINT_SIG MPA#31	SINT_SIG MPA#30	SINT_SIG MPA#29	SINT_SIG MPA#28	SINT_SIG MPA#27	SINT_SIG MPA#26	SINT_SIG MPA#31	SINT_SIG MPA#30
69	SMA:SCINT SIGNAL							
	SINT_SIG MPA#23	SINT_SIG MPA#22	SINT_SIG MPA#21	SINT_SIG MPA#20	SINT_SIG MPA#19	SINT_SIG MPA#18	SINT_SIG MPA#23	SINT_SIG MPA#22
6A	SMA:SCINT SIGNAL							
	SINT_SIG MPA#15	SINT_SIG MPA#14	SINT_SIG MPA#13	SINT_SIG MPA#12	SINT_SIG MPA#11	SINT_SIG MPA#10	SINT_SIG MPA#15	SINT_SIG MPA#14
6B	SMA:SCINT SIGNAL							
	SINT_SIG MPA#07	SINT_SIG MPA#06	SINT_SIG MPA#05	SINT_SIG MPA#04	SINT_SIG MPA#03	SINT_SIG MPA#02	SINT_SIG MPA#07	SINT_SIG MPA#06
6C		Not used						
6D		Not used						
6E		Not used						
6F		Not used						

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type7 (4/4)

	0	1	2	3	4	5	6	7
70	Not used							
71	Not used							
72	Not used							
73	Not used							
74	Not used							
75	Not used							
76	Not used							
77	Not used							
78	Not used							
79	Not used							
7A	Not used							
7B	Not used							
7C	Not used							
7D	Not used							
7E	Not used							
7F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type8 (1/4)

	0	1	2	3	4	5	6	7
40	Threshold counter Side A							
41	Threshold counter Side B							
42	Threshold counter Side C							
43	Threshold counter Side D							
44	Not used							
45	SMA:SMA CONTROL							
	DBG SIG	(Not used)	(Not used)	(Not used)	(Not used)	BSSW CHK EN	ENT WAIT EN	DBG SIG
46	SMA:SMA CONTROL							
	DBG SIG	(Not used)	(Not used)	(Not used)	(Not used)	BSSW CHK EN	ENT WAIT EN	DBG SIG
47	SMA:SMA CONTROL							
	SMPSDWN EN	CLK CHK EN	ECC ADR MSK	DIAG EN	DUMP MODE	PWR DWN EN	DT RVS INH	SMPSDWN EN
48	Not used							
49	SMA:SMA STATUS							
	(Not used)	(Not used)	SLOT 01	SLOT 00	SLOT 08	(Not used)	DISC GRNT	PWR DWN MODE
4A	SMA:SMA STATUS							
	DISC MODE	SELF REF	SMPS DWN	MACK UP	TIM EN	ALL LOCK	MEM RDY	SM EN
4B	SMA:SMA STATUS							
	PK VER03	PK VER02	PK VER01	PK VER00	LSI VER03	LSI VER02	LSI VER01	LSI VER00
4C	SMA:SCINT OUTPUT MASK							
	SC_MASK MPA#0	SC_MASK MPA#1	SC_MASK MPA#2	SC_MASK MPA#3	SC_MASK MPA#4	SC_MASK MPA#5	SC_MASK MPA#6	SC_MASK MPA#0
4D	SMA:SCINT OUTPUT MASK							
	SC_MASK MPA#8	SC_MASK MPA#9	SC_MASK MPA#A	SC_MASK MPA#B	SC_MASK MPA#C	SC_MASK MPA#D	SC_MASK MPA#E	SC_MASK MPA#8
4E	SMA:SCINT OUTPUT MASK							
	SC_MASK MPA#0	SC_MASK MPA#1	SC_MASK MPA#2	SC_MASK MPA#3	SC_MASK MPA#4	SC_MASK MPA#5	SC_MASK MPA#6	SC_MASK MPA#0
4F	SMA:SCINT OUTPUT MASK							
	SC_MASK MPA#8	SC_MASK MPA#9	SC_MASK MPA#A	SC_MASK MPA#B	SC_MASK MPA#C	SC_MASK MPA#D	SC_MASK MPA#E	SC_MASK MPA#8

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type8 (2/4)

	0	1	2	3	4	5	6	7
50	SMA:BCAST REG0 MASK							
	BC REG0 MASK bit 00	BC REG0 MASK bit 01	BC REG0 MASK bit 02	BC REG0 MASK bit 03	BC REG0 MASK bit 04	BC REG0 MASK bit 05	BC REG0 MASK bit 06	BC REG0 MASK bit 07
51	SMA:BCAST REG0 MASK							
	BC REG0 MASK bit 10	BC REG0 MASK bit 11	BC REG0 MASK bit 12	BC REG0 MASK bit 13	BC REG0 MASK bit 14	BC REG0 MASK bit 15	BC REG0 MASK bit 16	BC REG0 MASK bit 17
52	SMA:BCAST REG0 MASK							
	BC REG0 MASK bit 20	BC REG0 MASK bit 21	BC REG0 MASK bit 22	BC REG0 MASK bit 23	BC REG0 MASK bit 24	BC REG0 MASK bit 25	BC REG0 MASK bit 26	BC REG0 MASK bit 27
53	SMA:BCAST REG0 MASK							
	BC REG0 MASK bit 30	BC REG0 MASK bit 31	BC REG0 MASK bit 32	BC REG0 MASK bit 33	BC REG0 MASK bit 34	BC REG0 MASK bit 35	BC REG0 MASK bit 36	BC REG0 MASK bit 37
54	SMA:BCAST REG1 MASK							
	BC REG1 MASK bit 00	BC REG1 MASK bit 01	BC REG1 MASK bit 02	BC REG1 MASK bit 03	BC REG1 MASK bit 04	BC REG1 MASK bit 00	BC REG1 MASK bit 01	BC REG1 MASK bit 02
55	SMA:BCAST REG1 MASK							
	BC REG1 MASK bit 10	BC REG1 MASK bit 11	BC REG1 MASK bit 12	BC REG1 MASK bit 13	BC REG1 MASK bit 14	BC REG1 MASK bit 10	BC REG1 MASK bit 11	BC REG1 MASK bit 12
56	SMA:BCAST REG1 MASK							
	BC REG1 MASK bit 20	BC REG1 MASK bit 21	BC REG1 MASK bit 22	BC REG1 MASK bit 23	BC REG1 MASK bit 24	BC REG1 MASK bit 20	BC REG1 MASK bit 21	BC REG1 MASK bit 22
57	SMA:BCAST REG1 MASK							
	BC REG1 MASK bit 30	BC REG1 MASK bit 31	BC REG1 MASK bit 32	BC REG1 MASK bit 33	BC REG1 MASK bit 34	BC REG1 MASK bit 30	BC REG1 MASK bit 31	BC REG1 MASK bit 32
58	SMA:BCAST REG2 MASK							
	BC REG2 MASK bit 00	BC REG2 MASK bit 01	BC REG2 MASK bit 02	BC REG2 MASK bit 03	BC REG2 MASK bit 04	BC REG2 MASK bit 00	BC REG2 MASK bit 01	BC REG2 MASK bit 02
59	SMA:BCAST REG2 MASK							
	BC REG2 MASK bit 10	BC REG2 MASK bit 11	BC REG2 MASK bit 12	BC REG2 MASK bit 13	BC REG2 MASK bit 14	BC REG2 MASK bit 10	BC REG2 MASK bit 11	BC REG2 MASK bit 12
5A	SMA:BCAST REG2 MASK							
	BC REG2 MASK bit 20	BC REG2 MASK bit 21	BC REG2 MASK bit 22	BC REG2 MASK bit 23	BC REG2 MASK bit 24	BC REG2 MASK bit 20	BC REG2 MASK bit 21	BC REG2 MASK bit 22
5B	SMA:BCAST REG2 MASK							
	BC REG2 MASK bit 30	BC REG2 MASK bit 31	BC REG2 MASK bit 32	BC REG2 MASK bit 33	BC REG2 MASK bit 34	BC REG2 MASK bit 30	BC REG2 MASK bit 31	BC REG2 MASK bit 32
5C	SMA:BCAST REG3 MASK							
	BC REG3 MASK bit 00	BC REG3 MASK bit 01	BC REG3 MASK bit 02	BC REG3 MASK bit 03	BC REG3 MASK bit 04	BC REG3 MASK bit 00	BC REG3 MASK bit 01	BC REG MASK bit 02
5D	SMA:BCAST REG3 MASK							
	BC REG3 MASK bit 10	BC REG3 MASK bit 11	BC REG3 MASK bit 12	BC REG3 MASK bit 13	BC REG3 MASK bit 14	BC REG3 MASK bit 10	BC REG3 MASK bit 11	BC REG3 MASK bit 12
5E	SMA:BCAST REG3 MASK							
	BC REG3 MASK bit 20	BC REG3 MASK bit 21	BC REG3 MASK bit 22	BC REG3 MASK bit 23	BC REG3 MASK bit 24	BC REG3 MASK bit 20	BC REG3 MASK bit 21	BC REG3 MASK bit 22
5F	SMA:BCAST REG3 MASK							
	BC REG3 MASK bit 30	BC REG3 MASK bit 31	BC REG3 MASK bit 32	BC REG3 MASK bit 33	BC REG3 MASK bit 34	BC REG3 MASK bit 30	BC REG3 MASK bit 31	BC REG3 MASK bit 32

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type8 (3/4)

	0	1	2	3	4	5	6	7
60	SMA:BCAST REG4 MASK							
	BC REG4 MASK bit 00	BC REG4 MASK bit 00	BC REG4 MASK bit 02	BC REG4 MASK bit 03	BC REG4 MASK bit 04	BC REG4 MASK bit 00	BC REG4 MASK bit 01	BC REG4 MASK bit 02
61	SMA:BCAST REG4 MASK							
	BC REG4 MASK bit 10	BC REG4 MASK bit 11	BC REG4 MASK bit 12	BC REG4 MASK bit 13	BC REG4 MASK bit 14	BC REG4 MASK bit 10	BC REG4 MASK bit 11	BC REG4 MASK bit 12
62	SMA:BCAST REG4 MASK							
	BC REG4 MASK bit 20	BC REG4 MASK bit 21	BC REG4 MASK bit 22	BC REG4 MASK bit 23	BC REG4 MASK bit 24	BC REG4 MASK bit 20	BC REG4 MASK bit 21	BC REG4 MASK bit 22
63	SMA:BCAST REG4 MASK							
	BC REG4 MASK bit 30	BC REG4 MASK bit 31	BC REG4 MASK bit 32	BC REG4 MASK bit 33	BC REG4 MASK bit 34	BC REG4 MASK bit 30	BC REG4 MASK bit 31	BC REG4 MASK bit 32
64	SMA:BCAST REG5 MASK							
	BC REG5 MASK bit 00	BC REG5 MASK bit 01	BC REG5 MASK bit 02	BC REG5 MASK bit 03	BC REG5 MASK bit 04	BC REG5 MASK bit 00	BC REG5 MASK bit 01	BC REG5 MASK bit 02
65	SMA:BCAST REG5 MASK							
	BC REG5 MASK bit 10	BC REG5 MASK bit 11	BC REG5 MASK bit 12	BC REG5 MASK bit 13	BC REG5 MASK bit 14	BC REG5 MASK bit 10	BC REG5 MASK bit 11	BC REG5 MASK bit 12
66	SMA:BCAST REG5 MASK							
	BC REG5 MASK bit 20	BC REG5 MASK bit 21	BC REG5 MASK bit 22	BC REG5 MASK bit 23	BC REG5 MASK bit 24	BC REG5 MASK bit 20	BC REG5 MASK bit 21	BC REG5 MASK bit 22
67	SMA:BCAST REG5 MASK							
	BC REG5 MASK bit 30	BC REG5 MASK bit 31	BC REG5 MASK bit 32	BC REG5 MASK bit 33	BC REG5 MASK bit 34	BC REG5 MASK bit 30	BC REG5 MASK bit 31	BC REG5 MASK bit 32
68	SMA:BCAST REG6 MASK							
	BC REG6 MASK bit 00	BC REG6 MASK bit 01	BC REG6 MASK bit 02	BC REG6 MASK bit 03	BC REG6 MASK bit 04	BC REG6 MASK bit 00	BC REG6 MASK bit 01	BC REG6 MASK bit 02
69	SMA:BCAST REG6 MASK							
	BC REG6 MASK bit 10	BC REG6 MASK bit 11	BC REG6 MASK bit 12	BC REG6 MASK bit 13	BC REG6 MASK bit 14	BC REG6 MASK bit 10	BC REG6 MASK bit 11	BC REG6 MASK bit 12
6A	SMA:BCAST REG6 MASK							
	BC REG6 MASK bit 20	BC REG6 MASK bit 21	BC REG6 MASK bit 22	BC REG6 MASK bit 23	BC REG6 MASK bit 24	BC REG6 MASK bit 20	BC REG6 MASK bit 21	BC REG6 MASK bit 22
6B	SMA:BCAST REG6 MASK							
	BC REG6 MASK bit 30	BC REG6 MASK bit 31	BC REG6 MASK bit 32	BC REG6 MASK bit 33	BC REG6 MASK bit 34	BC REG6 MASK bit 30	BC REG6 MASK bit 31	BC REG6 MASK bit 32
6C	SMA:BCAST REG7 MASK							
	BC REG7 MASK bit 00	BC REG7 MASK bit 01	BC REG7 MASK bit 02	BC REG7 MASK bit 03	BC REG7 MASK bit 04	BC REG7 MASK bit 00	BC REG7 MASK bit 01	BC REG7 MASK bit 02
6D	SMA:BCAST REG7 MASK							
	BC REG7 MASK bit 10	BC REG7 MASK bit 11	BC REG7 MASK bit 12	BC REG7 MASK bit 13	BC REG7 MASK bit 14	BC REG7 MASK bit 10	BC REG7 MASK bit 11	BC REG7 MASK bit 12
6E	SMA:BCAST REG7 MASK							
	BC REG7 MASK bit 20	BC REG7 MASK bit 21	BC REG7 MASK bit 22	BC REG7 MASK bit 23	BC REG7 MASK bit 24	BC REG7 MASK bit 20	BC REG7 MASK bit 21	BC REG7 MASK bit 22
6F	SMA:BCAST REG7 MASK							
	BC REG7 MASK bit 30	BC REG7 MASK bit 31	BC REG7 MASK bit 32	BC REG7 MASK bit 33	BC REG7 MASK bit 34	BC REG7 MASK bit 30	BC REG7 MASK bit 31	BC REG7 MASK bit 32

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type8 (4/4)

	0	1	2	3	4	5	6	7
70	SMA:BCINT OUTPUT ERROR							
	BINT_OUT_ERR MPA#0	BINT_OUT_ERR MPA#1	BINT_OUT_ERR MPA#2	BINT_OUT_ERR MPA#3	BINT_OUT_ERR MPA#4	BINT_OUT_ERR MPA#5	BINT_OUT_ERR MPA#0	
71	SMA:BCINT OUTPUT ERROR							
	BINT_OUT_ERR MPA#8	BINT_OUT_ERR MPA#9	BINT_OUT_ERR MPA#A	BINT_OUT_ERR MPA#B	BINT_OUT_ERR MPA#C	BINT_OUT_ERR MPA#B	BINT_OUT_ERR MPA#8	
72	SMA:BCINT OUTPUT ERROR							
	BINT_OUT_ERR MPA#0	BINT_OUT_ERR MPA#1	BINT_OUT_ERR MPA#2	BINT_OUT_ERR MPA#3	BINT_OUT_ERR MPA#4	BINT_OUT_ERR MPA#5	BINT_OUT_ERR MPA#0	BINT_OUT_ERR MPA#1
73	SMA:BCINT OUTPUT ERROR							
	BINT_OUT_ERR MPA#8	BINT_OUT_ERR MPA#9	BINT_OUT_ERR MPA#A	BINT_OUT_ERR MPA#B	BINT_OUT_ERR MPA#C	BINT_OUT_ERR MPA#D	BINT_OUT_ERR MPA#8	BINT_OUT_ERR MPA#9
74	SMA:BCINT SIGNAL							
	BINT_SIG MPA#0	BINT_SIG MPA#1	BINT_SIG MPA#2	BINT_SIG MPA#3	BINT_SIG MPA#4	BINT_SIG MPA#5	BINT_SIG MPA#0	BINT_SIG MPA#1
75	SMA:BCINT SIGNAL							
	BINT_SIG MPA#8	BINT_SIG MPA#9	BINT_SIG MPA#A	BINT_SIG MPA#B	BINT_SIG MPA#C	BINT_SIG MPA#D	BINT_SIG MPA#8	BINT_SIG MPA#9
76	SMA:BCINT SIGNAL							
	BINT_SIG MPA#0	BINT_SIG MPA#1	BINT_SIG MPA#2	BINT_SIG MPA#3	BINT_SIG MPA#4	BINT_SIG MPA#5	BINT_SIG MPA#0	BINT_SIG MPA#1
77	SMA:BCINT SIGNAL							
	BINT_SIG MPA#8	BINT_SIG MPA#9	BINT_SIG MPA#A	BINT_SIG MPA#B	BINT_SIG MPA#C	BINT_SIG MPA#D	BINT_SIG MPA#8	BINT_SIG MPA#9
78	Not used							
79	Not used							
7A	Not used							
7B	Not used							
7C	Not used							
7D	Not used							
7E	Not used							
7F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type9 (1/4)

	0	1	2	3	4	5	6	7
40	FCA:LEDCLT							
	(Not used)	DKUFORCE 0	DKUFORCE 1	DKUFORCE 2	DKUFORCE 3	DKUFORCE 4	DKUOUTERR MSK	DKUERR CLR
41	FCA:LEDCLT							
	DKUACDCON0	DKUACDCON 1	DKUBATON 0	DKUBATON 1	(Not used)	(Not used)	(Not used)	(Not used)
42	FCA:LEDSTS							
	LED ALARM 0	LED ALARM1	DKU ACDC ON 0 MONITOR	DKU ACDC ON 1 MONITOR	DKU BATT ON 0 MONITOR	DKU BATT ON 1 MONITOR	(Not used)	(Not used)
43	FCA:LEDSTS							
	(Not used)	STS	ACK ERROR	STS PARITY ERROR	RD DT PARITY ERROR	DKU ERROR	RD BUSY	WT BUSY
44	FCA:LEDADRDT (After PK_STAT Reg. Read : F3)							
	LED ADDRESS REG							
45	FCA:LEDADRDT (After PK_STAT Reg. Read : F3)							
	LED DATA REG							
46	FCA:LEDADRDT (After PK_STAT Reg. Read : F3)							
	SERIAL RD DT							
47	FCA:LEDCMD (After PK_STAT Reg. Read : F3)							
	LED CMD REG 0x01:WT,0x02:RD							
48	FCA:LEDSTS (After PK_STAT Reg. Read : F3)							
	LED ALARM0	LED ALARM1	DKU ACDC ON 0 MONITOR	DKU ACDC ON 1 MONITOR	DKU BATT ON 0 MONITOR	DKU BATT ON 1 MONITOR	(Not used)	(Not used)
49	FCA:LEDSTS (After PK_STAT Reg. Read : F3)							
	(Not used)	STS	ACK ERROR	STS PARITY ERROR	RD DT PARITY ERROR	DKU ERROR	RD BUSY	WT BUSY
4A	FCA:LEDADRDT (After HBUS_ERR Reg. Read : F8)							
	LED ADDRESS REG							
4B	FCA:LEDADRDT (After HBUS_ERR Reg. Read : F8)							
	LED DATA REG							
4C	FCA:LEDADRDT (After HBUS_ERR Reg. Read : F8)							
	SERIAL RD DT							
4D	FCA:LEDCMD (After HBUS_ERR Reg. Read : F8)							
	LED CMD REG 0x01:WT,0x02:RD							
4E	FCA:LEDSTS (After HBUS_ERR Reg. Read : F8)							
	LED ALARM0	LED ALARM1	DKU ACDC ON 0 MONITOR	DKU ACDC ON 1 MONITOR	DKU BATT ON 0 MONITOR	DKU BATT ON 1 MONITOR	(Not used)	(Not used)
4F	FCA:LEDSTS (After HBUS_ERR Reg. Read : F8)							
	(Not used)	STS	ACK ERROR	STS PARITY ERROR	RD DT PARITY ERROR	DKU ERROR	RD BUSY	WT BUSY

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type9 (2/4)

	0	1	2	3	4	5	6	7
50	Not used							
51	Not used							
52	Not used							
53	Not used							
54	FCA:LEDADRDT (After PK_STAT Reg. Read : D3)							
	LED ADDRESS REG							
55	FCA:LEDADRDT (After PK_STAT Reg. Read : D3)							
	LED DATA REG							
56	FCA:LEDADRDT (After PK_STAT Reg. Read : D3)							
	SERIAL RD DT							
57	FCA:LEDCMD (After PK_STAT Reg. Read : D3)							
	LED CMD REG 0x01:WT,0x02:RD							
58	FCA:LEDSTS (After PK_STAT Reg. Read : D3)							
	LED ALARM 0	LED ALARM1	DKU ACDC ON 0 MONITOR	DKU ACDC ON 1 MONITOR	DKU BATT ON 0 MONITOR	DKU BATT ON 1 MONITOR	(Not used)	(Not used)
59	FCA:LEDSTS (After PK_STAT Reg. Read : D3)							
	(Not used)	STS	ACK ERROR	STS PARITY ERROR	RD DT PARITY ERROR	DKU ERROR	RD BUSY	WT BUSY
5A	FCA:LEDADRDT (After HBUS_ERR Reg. Read : D8)							
	LED ADDRESS REG							
5B	FCA:LEDADRDT (After HBUS_ERR Reg. Read : D8)							
	LED DATA REG							
5C	FCA:LEDADRDT (After HBUS_ERR Reg. Read : D8)							
	SERIAL RD DT							
5D	FCA:LEDCMD (After HBUS_ERR Reg. Read : D8)							
	LED CMD REG 0x01:WT,0x02:RD							
5E	FCA:LEDSTS (After HBUS_ERR Reg. Read : D8)							
	LED ALARM 0	LED ALARM1	DKU ACDC ON 0 MONITOR	DKU ACDC ON 1 MONITOR	DKU BATT ON 0 MONITOR	DKU BATT ON 1 MONITOR	(Not used)	(Not used)
5F	FCA:LEDSTS (After HBUS_ERR Reg. Read : D8)							
	(Not used)	STS	ACK ERROR	STS PARITY ERROR	RD DT PARITY ERROR	DKU ERROR	RD BUSY	WT BUSY

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type9 (3/4)

	0	1	2	3	4	5	6	7
60	Not used							
61	Not used							
62	Not used							
63	Not used							
64	FCA:LEDADRDT (After PK_STAT Reg. Read : B3)							
	LED ADDRESS REG							
65	FCA:LEDADRDT (After PK_STAT Reg. Read : B3)							
	LED DATA REG							
66	FCA:LEDADRDT (After PK_STAT Reg. Read : B3)							
	SERIAL RD DT							
67	FCA:LEDCMD (After PK_STAT Reg. Read : B3)							
	LED CMD REG 0x01:WT,0x02:RD							
68	FCA:LEDSTS (After PK_STAT Reg. Read : B3)							
	LED ALARM0	LED ALARM1	DKU ACDC ON 0 MONITOR	DKU ACDC ON 1 MONITOR	DKU BATT ON 0 MONITOR	DKU BATT ON 1 MONITOR	LED ALARM0	LED ALARM1
69	FCA:LEDSTS (After PK_STAT Reg. Read : B3)							
	(Not used)	STS	ACK ERROR	STS PARITY ERROR	RD DT PARITY ERROR	DKU ERROR	RD BUSY	WT BUSY
6A	FCA:LEDADRDT (After HBUS_ERR Reg. Read : B8)							
	LED ADDRESS REG							
6B	FCA:LEDADRDT (After HBUS_ERR Reg. Read : B8)							
	LED DATA REG							
6C	FCA:LEDADRDT (After HBUS_ERR Reg. Read : B8)							
	SERIAL RD DT							
6D	FCA:LEDCMD (After HBUS_ERR Reg. Read : B8)							
	LED CMD REG 0x01:WT,0x02:RD							
6E	FCA:LEDSTS (After HBUS_ERR Reg. Read : B8)							
	LED ALARM0	LED ALARM1	DKU ACDC ON 0 MONITOR	DKU ACDC ON 1 MONITOR	DKU BATT ON 0 MONITOR	DKU BATT ON 1 MONITOR	(Not used)	(Not used)
6F	FCA:LEDSTS (After HBUS_ERR Reg. Read : B8)							
	(Not used)	STS	ACK ERROR	STS PARITY ERROR	RD DT PARITY ERROR	DKU ERROR	RD BUSY	WT BUSY

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type9 (4/4)

	0	1	2	3	4	5	6	7
70	Not used							
71	Not used							
72	Not used							
73	Not used							
74	FCA:LEDADRDT (After PK_STAT Reg. Read : 93)							
	LED ADDRESS REG							
75	FCA:LEDADRDT (After PK_STAT Reg. Read : 93)							
	LED DATA REG							
76	FCA:LEDADRDT (After PK_STAT Reg. Read : 93)							
	SERIAL RD DT							
77	FCA:LEDCMD (After PK_STAT Reg. Read : 93)							
	LED CMD REG 0x01:WT,0x02:RD							
78	FCA:LEDSTS (After PK_STAT Reg. Read : 93)							
	LED ALARM0	LED ALARM1	DKU ACDC ON 0 MONITOR	DKU ACDC ON 1 MONITOR	DKU BATT ON 0 MONITOR	DKU BATT ON 1 MONITOR	(Not used)	(Not used)
79	FCA:LEDSTS (After PK_STAT Reg. Read : 93)							
	(Not used)	STS	ACK ERROR	STS PARITY ERROR	RD DT PARITY ERROR	DKU ERROR	RD BUSY	WT BUSY
7A	FCA:LEDADRDT (After HBUS_ERR Reg. Read : 98)							
	LED ADDRESS REG							
7B	FCA:LEDADRDT (After HBUS_ERR Reg. Read : 98)							
	LED DATA REG							
7C	FCA:LEDADRDT (After HBUS_ERR Reg. Read : 98)							
	SERIAL RD DT							
7D	FCA:LEDCMD (After HBUS_ERR Reg. Read : 98)							
	LED CMD REG 0x01:WT,0x02:RD							
7E	FCA:LEDSTS (After HBUS_ERR Reg. Read : 98)							
	LED ALARM0	LED ALARM1	DKU ACDC ON 0 MONITOR	DKU ACDC ON 1 MONITOR	DKU BATT ON 0 MONITOR	DKU BATT ON 1 MONITOR	(Not used)	(Not used)
7F	FCA:LEDSTS (After HBUS_ERR Reg. Read : 98)							
	(Not used)	STS	ACK ERROR	STS PARITY ERROR	RD DT PARITY ERROR	DKU ERROR	RD BUSY	WT BUSY

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type10 (1/4)

	0	1	2	3	4	5	6	7
40	Threshold counter for the warning							
	CHA-1G				(Not used)			
41	Threshold counter for the warning							
	CHA-1H				(Not used)			
42	Not used							
43	Not used							
44	Threshold counter for the warning							
	DKA-1A				(Not used)			
45	Threshold counter for the warning							
	DKA-1B				(Not used)			
46	Not used							
47	Not used							
48	Threshold counter for the warning							
	CSW-1D				(Not used)			
49	Not used							
4A	Threshold counter for the warning							
	CACHE-1CA				(Not used)			
4B	Not used							
4C	Threshold counter for the warning							
	SM-1SA							
4D	Not used							
4E	Not used							
4F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type10 (2/4)

	0	1	2	3	4	5	6	7
50	Threshold counter for the warning							
	CHA-2K				(Not used)			
51	Threshold counter for the warning							
	CHA-2L				(Not used)			
52	Not used							
53	Not used							
54	Threshold counter for the warning							
	DKA-2E				(Not used)			
55	Threshold counter for the warning							
	DKA-2F				(Not used)			
56	Not used							
57	Not used							
58	Threshold counter for the warning							
	CSW-2J				(Not used)			
59	Not used							
5A	Threshold counter for the warning							
	CACHE-2CC				(Not used)			
5B	Not used							
5C	Threshold counter for the warning							
	SM-2SB							
5D	Not used							
5E	Not used							
5F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type10 (3/4)

	0	1	2	3	4	5	6	7
60	CHA-1G Voltage CTL Reg. Information							
	CEMODE	CEDT0	DC CTL UP (+5%)	DC CTL UP (-5%)	(Not used)	(Not used)	(Not used)	(Not used)
61	CHA-1H Voltage CTL Reg. Information							
	CEMODE	CEDT0	DC CTL UP (+5%)	DC CTL UP (-5%)	(Not used)	(Not used)	(Not used)	(Not used)
62	Not used							
63	Not used							
64	DKA-1A Voltage CTL Reg. Information							
	CEMODE	CEDT0	DC CTL UP (+5%)	DC CTL UP (-5%)	(Not used)	(Not used)	(Not used)	(Not used)
65	DKA-1B Voltage CTL Reg. Information							
	CEMODE	CEDT0	DC CTL UP (+5%)	DC CTL UP (-5%)	(Not used)	(Not used)	(Not used)	(Not used)
66	Not used							
67	Not used							
68	CSW-1D Voltage CTL Reg. Information							
	CEMODE	(Not used)	DC CTL UP (+5%)	DC CTL UP (-5%)	(Not used)	(Not used)	(Not used)	(Not used)
69	Not used							
6A	CACHE-1CA Voltage CTL Reg. Information							
	CEMODE	(Not used)	DC CTL UP (+5%)	DC CTL UP (-5%)	(Not used)	(Not used)	(Not used)	(Not used)
6B	Not used							
6C	SM-1SA Voltage CTL Reg. Information							
	(Not used)	(Not used)	(Not used)	(Not used)	CEMODE	CEDT0	DC CTL UP (+5%)	DC CTL UP (-5%)
6D	Not used							
6E	Not used							
6F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type10 (4/4)

	0	1	2	3	4	5	6	7
70	CHA-2K Voltage CTL Reg. Information							
	CEMODE	CEDT0	DC CTL UP (+5%)	DC CTL UP (-5%)	(Not used)	(Not used)	(Not used)	(Not used)
71	CHA-2L Voltage CTL Reg. Information							
	CEMODE	CEDT0	DC CTL UP (+5%)	DC CTL UP (-5%)	(Not used)	(Not used)	(Not used)	(Not used)
72	Not used							
73	Not used							
74	DKA-2E Voltage CTL Reg. Information							
	CEMODE	CEDT0	DC CTL UP (+5%)	DC CTL UP (-5%)	(Not used)	(Not used)	(Not used)	(Not used)
75	DKA-2F Voltage CTL Reg. Information							
	CEMODE	CEDT0	DC CTL UP (+5%)	DC CTL UP (-5%)	(Not used)	(Not used)	(Not used)	(Not used)
76	Not used							
77	Not used							
78	CSW-2J Voltage CTL Reg. Information							
	CEMODE	(Not used)	DC CTL UP (+5%)	DC CTL UP (-5%)	(Not used)	(Not used)	(Not used)	(Not used)
79	Not used							
7A	CACHE-2CC Voltage CTL Reg. Information							
	CEMODE	(Not used)	DC CTL UP (+5%)	DC CTL UP (-5%)	(Not used)	(Not used)	(Not used)	(Not used)
7B	Not used							
7C	SM-1SB Voltage CTL Reg. Information							
	(Not used)	(Not used)	(Not used)	(Not used)	CEMODE	CEDT0	DC CTL UP (+5%)	DC CTL UP (-5%)
7D	Not used							
7E	Not used							
7F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type11 (1/4)

	0	1	2	3	4	5	6	7
40	BRIDGE0WARNSTS(BRIDGE0 MEMORY)							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	BGRM ECCS ERR
41	BRIDGE1WARNSTS(BRIDGE1 MEMORY)							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	BGRM ECCS ERROR
42	BRIDGE2WARNSTS(BRIDGE2 MEMORY)							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	BGRM ECCS ERROR
43	BRIDGE3WARNSTS(BRIDGE3 MEMORY)							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	BGRM ECCS ERROR
44	BFCTL0WARNSTS(BFC0 MEMORY)							
	(Not used)	(Not used)	(Not used)	(Not used)	BF01 ECC SERR	BF00 ECC SERR	BF11 ECC SERR	BF10 ECC SERR
45	BFCTL1WARNSTS(BFC1 MEMORY)							
	(Not used)	(Not used)	(Not used)	(Not used)	BF01 ECC SERR	BF00 ECC SERR	BF11 ECC SERR	BF10 ECC SERR
46	D0WARNING(DMA0 MEMORY)							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	WRNEBF1	WRNEBF0
47	D1WARNING(DMA1 MEMORY)							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	WRNEBF1	WRNEBF0
48	RRB ERROR LOG(BUF0(RRB) MEMORY)							
	RRBSEQ ENCERR	RRBSEQ DECERR	(Not used)	(Not used)	RRBECC ADR1 ERR	RRBECC CIRCUIT ERR	RRBECC UNC ERR	RRBECC CRCT ERR
49	PWB ERROR LOG(BUF0(PWB) MEMORY)							
	PWBSEQ ENCERR	PWBSEQ DECERR	(Not used)	(Not used)	PWBECC ADR1 ERR	PWBECC CIRCUIT ERR	PWBECC UNC ERR	PWBECC CRCT ERR
4A	RRB ERROR LOG(BUF1(RRB) MEMORY)							
	RRBSEQ ENCERR	RRBSEQ DECERR	(Not used)	(Not used)	RRBECC ADR1 ERR	RRBECC CIRCUIT ERR	RRBECC UNC ERR	RRBECC CRCT ERR
4B	PWB ERROR LOG(BUF1(PWB) MEMORY)							
	PWBSEQ ENCERR	PWBSEQ DECERR	(Not used)	(Not used)	PWBECC ADR1 ERR	PWBECC CIRCUIT ERR	PWBECC UNC ERR	PWBECC CRCT ERR
4C	RRB ERROR LOG(BUF2(RRB) MEMORY)							
	RRBSEQ ENCERR	RRBSEQ DECERR	(Not used)	(Not used)	RRBECC ADR1 ERR	RRBECC CIRCUIT ERR	RRBECC UNC ERR	RRBECC CRCT ERR
4D	PWB ERROR LOG(BUF2(PWB) MEMORY)							
	PWBSEQ ENCERR	PWBSEQ DECERR	(Not used)	(Not used)	PWBECC ADR1 ERR	PWBECC CIRCUIT ERR	PWBECC UNC ERR	PWBECC CRCT ERR
4E	RRB ERROR LOG(BUF3(RRB) MEMORY)							
	RRBSEQ ENCERR	RRBSEQ DECERR	(Not used)	(Not used)	RRBECC ADR1 ERR	RRBECC CIRCUIT ERR	RRBECC UNC ERR	RRBECC CRCT ERR
4F	PWB ERROR LOG(BUF3(PWB) MEMORY)							
	PWBSEQ ENCERR	PWBSEQ DECERR	(Not used)	(Not used)	PWBECC ADR1 ERR	PWBECC CIRCUIT ERR	PWBECC UNC ERR	PWBECC CRCT ERR

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type11 (2/4)

	0	1	2	3	4	5	6	7
50	CHUB WARN 0							
	(Not used)	(Not used)	(Not used)	ROSC ECC1bERR	(Not used)	(Not used)	(Not used)	(Not used)
51	CHUB WARN 0							
	DMA ECC1bERR 7	DMA ECC1bERR 6	DMA ECC1bERR 5	DMA ECC1bERR 4	DMA ECC1bERR 3	DMA ECC1bERR 2	DMA ECC1bERR 1	DMA ECC1bERR 0
52	CHUB WARN 0							
	BUF3 RD ECC1bERR	BUF3 WR ECC1bERR	BUF2 RD ECC1bERR	BUF2 WR ECC1bERR	BUF1 RD ECC1bERR	BUF1 WR ECC1bERR	BUF0 RD ECC1bERR	BUF0 WR ECC1bERR
53	CHUB WARN 0							
	DXBF ECC1bERR 1	DXBF ECC1bERR 0	BFCTL1 RD ECC1bERR	BFCTL0 RD ECC1bERR	BRIDGE ECC1bERR 3	BRIDGE ECC1bERR 2	BRIDGE ECC1bERR 1	BRIDGE ECC1bERR 0
54	CHUB WARN 1							
	(Not used)	(Not used)	BFCTL1 WR ECC1bERR	BFCTL0 WR ECC1bERR	(Not used)	(Not used)	(Not used)	(Not used)
55	Not used							
56	Not used							
57	Not used							
58	Not used							
59	Not used							
5A	Not used							
5B	Not used							
5C	Not used							
5D	Not used							
5E	Not used							
5F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type11 (3/4)

	0	1	2	3	4	5	6	7
60	Not used							
61	Not used							
62	Not used							
63	Not used							
64	Not used							
65	Not used							
66	Not used							
67	Not used							
68	Not used							
69	Not used							
6A	Not used							
6B	Not used							
6C	Not used							
6D	Not used							
6E	Not used							
6F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type11 (4/4)

	0	1	2	3	4	5	6	7
70	Not used							
71	Not used							
72	Not used							
73	Not used							
74	Not used							
75	Not used							
76	Not used							
77	Not used							
78	Not used							
79	Not used							
7A	Not used							
7B	Not used							
7C	Not used							
7D	Not used							
7E	Not used							
7F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type12 (1/4)

	0	1	2	3	4	5	6	7
40		DRR:DRSTATS						
	END 64	EXEC 64	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
41		DRR:DRSTATS						
	CHK2	CHK2A DRR CTL	CHK2B DRR DT	CHK2C DRR MICRO	CHK2D CHSN CTL	CHK2E CNSN DT	CHK2F TO/ABT	CHK1B
42		DRR:DRSTATS						
	POUSE	DSKTIMOUT	P0 ERRINT	P1 ERRINT	ST0 VALID	ST0 CRAB/CMA ERR	ST1 VALID	ST1 CRAB/CM A ERR
43		DRR:DRSTATS						
	REV NO #3	REV NO #2	REV NO #1	REV NO #0	MP NO #3	MP NO #2	MP NO #1	MP NO #0
44		DRR:DRSTATS						
	P0 ABT ERR	P0 ENT TO	P0 ACK TO	P0 ST TO	P1 ABT ERR	P1 ENT TO	P1 ACK TO	P1 ST TO
45		DRR:DRSTATS						
	ABORT	YWING ERR	(Not used)	(Not used)	IMP-ERR Warning	ROSC-ERR Warning	PASWD-ERR	T64ERR
46		DRR:DRSTATS						
	CMDSEQ15	CMDSEQ14	CMDSEQ13	CMDSEQ12	CMDSEQ11	CMDSEQ10	CMDSEQ9	CMDSEQ8
47		DRR:DRSTATS						
	CMDSEQ7	CMDSEQ6	CMDSEQ5	CMDSEQ4	CMDSEQ3	CMDSEQ2	CMDSEQ1	CMDSEQ0
48		DRR:CRCTMONI						
	CMDSEQ7	CMDSEQ6	CMDSEQ5	CMDSEQ4	CMDSEQ3	CMDSEQ2	CMDSEQ1	CMDSEQ0
49		DRR:TPRMA0						
		Total length Eg)16B=000h,528B=0021h,1056B=0042,1584B=0063h,2112B=0084h,16kB=0420h						
4A		DRR:TPRMA0						
		Total length Eg)16B=000h,528B=0021h,1056B=0042,1584B=0063h,2112B=0084h,16kB=0420h						
4B		DRR:TPRMA0						
		Packet length Eg)16B=000h,528B=0021h,1056B=0042,1584B=0063h,2112B=0084h						
4C		DRR:TPRMA0						
		Packet length Eg)16B=000h,528B=0021h,1056B=0042,1584B=0063h,2112B=0084h						
4D		DRR:TPRMA0						
	ACO CACHE DIAG	(Not used)	(Not used)	ACO CACHE SLRC CHK	AC1 CACHE SLRC CHK	(Not used)	(Not used)	AC1 CACHE DIAG
4E		DRR:TPRMA0						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4F		DRR:TPRMA0						
		SLV0 ADR0						

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type12 (2/4)

	0	1	2	3	4	5	6	7
50	DRR:TPRMA0							
	SLV1 ADR0							
51	DRR:TPRMA2							
	VERIFY N	VERIFY M	MRCF	2WT	TRMODE			
52	DRR:TPRMA2							
53	DRR:TPRMA2							
54	DRR:TPRMA2							
55	DRR:TPRMA2							
	DATA VALID0	DATA VALID1	DATA VALID2	DATA VALID3	DATA VALID4	DATA VALID5	DATA VALID6	DATA VALID7
56	DRR:TPRMA2							
	DATA VALID8	DATA VALID9	DATA VALID10	DATA VALID11	DATA VALID12	DATA VALID13	(Not used)	(Not used)
57	DRR:TPRMA2							
	Offset							
58	DRR:TPRMA2							
	Offset							
59	DRR:TPRMB0							
	Total length Eg)16B=000h,528B=0021h,1056B=0042,1584B=0063h,2112B=0084h,16kB=0420h							
5A	DRR:TPRMB0							
	Total length Eg)16B=000h,528B=0021h,1056B=0042,1584B=0063h,2112B=0084h,16kB=0420h							
5B	DRR:TPRMB0							
	Packet length Eg)16B=000h,528B=0021h,1056B=0042,1584B=0063h,2112B=0084h							
5C	DRR:TPRMB0							
	Packet length Eg)16B=000h,528B=0021h,1056B=0042,1584B=0063h,2112B=0084h							
5D	DRR:TPRMB0							
	ACO CACHE DIAG	(Not used)	(Not used)	ACO CACHE SLRC CHK	AC1 CACHE SLRC CHK	(Not used)	(Not used)	AC1 CACHE DIAG
5E	DRR:TPRMB0							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5F	DRR:TPRMB0							
	SLV0 ADR0							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type12 (3/4)

	0	1	2	3	4	5	6	7
60	DRR:TPRMB1							
	SLV1 ADR0							
61	DRR:TPRMB2							
	VERIFY N	VERIFY M	MRCF	2WT	TRMODE			
62	DRR:TPRMB2							
	PARAMETOR 0							
63	DRR:TPRMB2							
	PARAMETOR 1							
64	DRR:TPRMB2							
	PARAMETOR 2							
65	DRR:TPRMB2							
	DATA VALID0	DATA VALID1	DATA VALID2	DATA VALID3	DATA VALID4	DATA VALID5	DATA VALID6	DATA VALID7
66	DRR:TPRMB2							
	DATA VALID8	DATA VALID9	DATA VALID10	DATA VALID11	DATA VALID12	DATA VALID13	(Not used)	(Not used)
67	DRR:TPRMB2							
	Offset							
68	DRR:TPRMB2							
	Offset							
69	DRR:DRMODE0							
	CHK2 INTEN	CHK2A EREN	CHK2B EREN	CHK2C EREN	CHK2D EREN	CHK2E EREN	CHK2F EREN	(Not used)
6A	DRR:DRMODE0							
	TREND EREN	DRRCHK1B EREN	PCICHK1B EREN	YER ERN	(Not used)	DRBACS2	DRBACS1	DRBACS0
6B	DRR:DRMODE0							
	NOMST64	(Not used)	SP ACS	SM ACS	(Not used)	(Not used)	ECCINH N	ECCINH M
6C	DRR:DRMODE0							
	P1REQ7	P1REQ6	P1REQ5	P1REQ4	P1REQ3	P1REQ2	P1REQ1	P1REQ0
6D	DRR:DRMODE0							
	P0REQ7	P0REQ6	P0REQ5	P0REQ4	P0REQ3	P0REQ2	P0REQ1	P0REQ0
6E	DRR:DRMODE0							
	(Not used)	ENTTIM	(Not used)	ENTCNTCINC	ENTCNTCIOC	ENCNTRD	ENCNTDWT	ENCNTWT
6F	DRR:DRMODE0							
	NOPGENMD	(Not used)	ABORT	(Not used)	ENCHSNA BORT	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type12 (4/4)

	0	1	2	3	4	5	6	7
70		DRR:DRMODE0						
	FIXPLMD	TABORT	(Not used)	(Not used)	PKID3	PKID2	PKID1	PKID0
71		DRR:DRMODE7						
		Packet length Eg)16B=000h,528B=0021h,1056B=0042,1584B=0063h,2112B=0084h						
72		DRR:DRMODE7						
		Packet length Eg)16B=000h,528B=0021h,1056B=0042,1584B=0063h,2112B=0084h						
73		DRR:DTSTATS						
		DTNERR:STATUS						
74		DRR:DTSTATS						
		DTNERR:STATUS						
75		DRR:DTSTATS						
		DTNERR:STATUS						
76		DRR:DTSTATS						
		DTNERR:STATUS						
77		DRR:DTSTATS						
		DTNERR:STATUS						
78		DRR:DTMODE0						
	CHK2 EN	CHK2A EN DTN CTL	CHK2B EN DTN DT	CHK2C EN DTN MICR0	CHK2D EN CHSN STL	CHK2E EN SNSN DT	CHK2F EN TO/ABT	(Not used)
79		DRR:DTMODE0						
	CHK2 EN	CHK2A EN DTN CTL	CHK2B EN DTN DT	CHK2C EN DTN MICR0	CHK2D EN CHSN STL	CHK2E EN SNSN DT	CHK2F EN TO/ABT	YER EREN
7A		DRR:DTMODE0						
	ECCINH	DTBACS0	DTBACS1	DTBACS2	TQUADMD	HALFMD	QUADMD	WAITMD
7B		DRR:DTMODE0						
	P0REQ7	P0REQ6	P0REQ5	P0REQ4	P0REQ3	P0REQ2	P0REQ1	P0REQ0
7C		DRR:DTMODE0						
	P1REQ7	P1REQ6	P1REQ5	P1REQ4	P1REQ3	P1REQ2	P1REQ1	P1REQ0
7D		DRR:DTMODE0						
	ENTTIM CLRON	ENTCNT CLRON	ENTTIM	ENICNICINC	ENICNICIOC	ENTCNTRD	ENICNIDWT	ENTCNTWT
7E		DRR:DTMODE0						
	(Not used)	DTB ACS	ENCHK2 CLRON	ENOUTDIAG	ENCTLCHK2 OLDMD	ENDTCHK2 OLDMD	ENIERALWAYSMD	CHSNABORT
7F		DRR:DTMODE0						
	ABORT	EN450PFLG	EN450FLG	ENR4CACHE	EN450DTF	EN450DT	ENMSKSCK	ENCUDGMD

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type13 (1/4)

	0	1	2	3	4	5	6	7
40	FCA:RAMRDT LOG0							
	ECC RAM RD DT LOG BYTE00-03							
41	FCA:RAMRDT LOG0							
	ECC RAM RD DT LOG BYTE00-03							
42	FCA:RAMRDT LOG0							
	ECC RAM RD DT LOG BYTE00-03							
43	FCA:RAMRDT LOG0							
	ECC RAM RD DT LOG BYTE00-03							
44	FCA:RAMRDT LOG1							
	ECC RAM RD DT LOG BYTE00-07							
45	FCA:RAMRDT LOG1							
	ECC RAM RD DT LOG BYTE00-07							
46	FCA:RAMRDT LOG1							
	ECC RAM RD DT LOG BYTE00-07							
47	FCA:RAMRDT LOG1							
	ECC RAM RD DT LOG BYTE00-07							
48	FCA:RAMRDT LOG2							
	ECC RAM RD DT LOG BYTE00-11							
49	FCA:RAMRDT LOG2							
	ECC RAM RD DT LOG BYTE00-11							
4A	FCA:RAMRDT LOG2							
	ECC RAM RD DT LOG BYTE00-11							
4B	FCA:RAMRDT LOG2							
	ECC RAM RD DT LOG BYTE00-11							
4C	FCA:RAMRDT LOG3							
	ECC RAM RD DT LOG BYTE00-15							
4D	FCA:RAMRDT LOG3							
	ECC RAM RD DT LOG BYTE00-15							
4E	FCA:RAMRDT LOG3							
	ECC RAM RD DT LOG BYTE00-15							
4F	FCA:RAMRDT LOG3							
	ECC RAM RD DT LOG BYTE00-15							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type13 (2/4)

	0	1	2	3	4	5	6	7
50	FCA:RAMRECC LOG							
	FCA:CR RAMRDT LOG0							
51	FCA:RAMRA LOG							
	ECC RAM RD ADR LOG							
52	FCA:SYND LOG							
	ECC SYNDROME LOG							
53	FCA:CR RAMRDT LOG0							
	ECC RAM RD DT LOG (BYTE00-03)							
54	FCA:CR RAMRDT LOG0							
	ECC RAM RD DT LOG (BYTE00-03)							
55	FCA:CR RAMRDT LOG0							
	ECC RAM RD DT LOG (BYTE00-03)							
56	FCA:CR RAMRDT LOG0							
	ECC RAM RD DT LOG (BYTE00-03)							
57	FCA:CR RAMRDT LOG0							
	ECC RAM RD DT LOG (BYTE04-07)							
58	FCA:CR RAMRDT LOG0							
	ECC RAM RD DT LOG (BYTE04-07)							
59	FCA:CR RAMRDT LOG0							
	ECC RAM RD DT LOG (BYTE04-07)							
5A	FCA:CR RAMRDT LOG0							
	ECC RAM RD DT LOG (BYTE04-07)							
5B	FCA:CR RAMRDT LOG0							
	ECC RAM RD DT LOG (BYTE08-11)							
5C	FCA:CR RAMRDT LOG0							
	ECC RAM RD DT LOG (BYTE08-11)							
5D	FCA:CR RAMRDT LOG0							
	ECC RAM RD DT LOG (BYTE08-11)							
5E	FCA:CR RAMRDT LOG0							
	ECC RAM RD DT LOG (BYTE08-11)							
5F	FCA:CR RAMRDT LOG0							
	ECC RAM RD DT LOG (BYTE12-15)							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type13 (3/4)

	0	1	2	3	4	5	6	7
60	FCA:CR RAMRDT LOG3							
	ECC RAM RD DT LOG (BYTE12-15)							
61	FCA:CR RAMRDT LOG3							
	ECC RAM RD DT LOG (BYTE12-15)							
62	FCA:CR RAMRDT LOG3							
	ECC RAM RD DT LOG (BYTE12-15)							
63	FCA:CR RAMRECC LOG							
	ECC RAM RD ECC LOG							
64	FCA:CR RAMRA LOG							
	ECC RAM RD ECC LOG							
65	FCA:CR SYND LOG							
	ECC RAM RD ECC LOG							
66	FCA:ECCRAMRDTLOG0							
	ECC RAM RD DT LOG BYTE 00-03							
67	FCA:ECCRAMRDTLOG0							
	ECC RAM RD DT LOG BYTE 00-03							
68	FCA:ECCRAMRDTLOG0							
	ECC RAM RD DT LOG BYTE 00-03							
69	FCA:ECCRAMRDTLOG0							
	ECC RAM RD DT LOG BYTE 00-03							
6A	FCA:CR RAMRDT LOG1							
	ECC RAM RD DT LOG BYTE 04-07							
6B	FCA:CR RAMRDT LOG1							
	ECC RAM RD DT LOG BYTE 04-07							
6C	FCA:CR RAMRDT LOG1							
	ECC RAM RD DT LOG BYTE 04-07							
6D	FCA:CR RAMRDT LOG1							
	ECC RAM RD DT LOG BYTE 04-07							
6E	FCA:CR RAMRDT LOG2							
	ECC RAM RD DT LOG BYTE 08-11							
6F	FCA:CR RAMRDT LOG2							
	ECC RAM RD DT LOG BYTE 08-11							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type13 (4/4)

	0	1	2	3	4	5	6	7
70	FCA:ECCRAMRDTLOG2							
	ECC RAM RD DT LOG BYTE 08-11							
71	FCA:ECCRAMRDTLOG2							
	ECC RAM RD DT LOG BYTE 08-11							
72	FCA:ECCRAMRDTLOG3							
	ECC RAM RD DT LOG BYTE 12-15							
73	FCA:ECCRAMRDTLOG3							
	ECC RAM RD DT LOG BYTE 12-15							
74	FCA:ECCRAMRDTLOG3							
	ECC RAM RD DT LOG BYTE 12-15							
75	FCA:ECCRAMRDTLOG3							
	ECC RAM RD DT LOG BYTE 12-15							
76	FCA:ECCRAMRECCLOG							
	ECC RAM RD ECC LOG							
77	FCA:ECCRAMRALOG							
	ECC RAMRA LOG							
78	FCA:ECCRAMSYNDLOG							
	ECC SYNDROME LOG							
79	Not used							
7A	Not used							
7B	Not used							
7C	Not used							
7D	Not used							
7E	Not used							
7F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type14 (1/4)

	0	1	2	3	4	5	6	7
40	DCMA:RAMECCERR							
	FIFO0 RAM CORRECT	FIFO0 RAMUNCRE	FIO0 RAM ADRCRRECT	FIFO0 RAM ECCCIR	FIFO1 RAM CORRECT	FIFO1 RAM UNCRE	FIFO1 RAM ADRCRRECT	FIFO1 RAM ECCCIR
41	DCMA:RAMECCERR							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
42	DCMA:FIFO0 Collect Error CNT							
	For FIFO0 FIFOECC Collect Error detected Counter							
43	DCMA:FIFO0 Collect Error CNT							
	For FIFO1 FIFOECC Collect Error detected Counter							
44	DCMA:FIFOECCCNT (Collectable Count Threshold)							
	Collectable Count Threshold							
45	DCMA:OTHER ERR							
	RTNCRC0 ERR	RTNCRC1 ERR	FIFO0 CORCNTOV	FIFO1 CORCNTOV	(Not used)	(Not used)	LKEYACC ERR	ENT OFF
46	Not used							
47	Not used							
48	Not used							
49	Not used							
4A	Not used							
4B	Not used							
4C	Not used							
4D	Not used							
4E	Not used							
4F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type14 (2/4)

	0	1	2	3	4	5	6	7
50	FIFO0 RAMDATA0 Error Data when FIFO ECC Error detected							
51	FIFO0 RAMDATA0 Error Data when FIFO ECC Error detected							
52	FIFO0 RAMDATA0 Error Data when FIFO ECC Error detected							
53	FIFO0 RAMDATA0 Error Data when FIFO ECC Error detected							
54	FIFO0 RAMDATA0 Error Data when FIFO ECC Error detected							
55	FIFO0 RAMDATA0 Error Data when FIFO ECC Error detected							
56	FIFO0 RAMDATA0 Error Data when FIFO ECC Error detected							
57	FIFO0 RAMDATA0 Error Data when FIFO ECC Error detected							
58	FIFO0 RAMDATA0 Error Data when FIFO ECC Error detected							
59	FIFO0 RAMDATA0 Error Data when FIFO ECC Error detected							
5A	FIFO0 RAMDATA0 Error Data when FIFO ECC Error detected							
5B	FIFO0 RAMDATA0 Error Data when FIFO ECC Error detected							
5C	FIFO0 RAMDATA0 Error Data when FIFO ECC Error detected							
5D	FIFO0 RAMDATA0 Error Data when FIFO ECC Error detected							
5E	FIFO0 RAMDATA0 Error Data when FIFO ECC Error detected							
5F	FIFO0 RAMDATA0 Error Data when FIFO ECC Error detected							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type14 (3/4)

	0	1	2	3	4	5	6	7
60	FIFO1 RAMDATA0 Error Data when FIFO ECC Error detected							
61	FIFO1 RAMDATA0 Error Data when FIFO ECC Error detected							
62	FIFO1 RAMDATA0 Error Data when FIFO ECC Error detected							
63	FIFO1 RAMDATA0 Error Data when FIFO ECC Error detected							
64	FIFO1 RAMDATA0 Error Data when FIFO ECC Error detected							
65	FIFO1 RAMDATA0 Error Data when FIFO ECC Error detected							
66	FIFO1 RAMDATA0 Error Data when FIFO ECC Error detected							
67	FIFO1 RAMDATA0 Error Data when FIFO ECC Error detected							
68	FIFO1 RAMDATA0 Error Data when FIFO ECC Error detected							
69	FIFO1 RAMDATA0 Error Data when FIFO ECC Error detected							
6A	FIFO1 RAMDATA0 Error Data when FIFO ECC Error detected							
6B	FIFO1 RAMDATA0 Error Data when FIFO ECC Error detected							
6C	FIFO1 RAMDATA0 Error Data when FIFO ECC Error detected							
6D	FIFO1 RAMDATA0 Error Data when FIFO ECC Error detected							
6E	FIFO1 RAMDATA0 Error Data when FIFO ECC Error detected							
6F	FIFO1 RAMDATA0 Error Data when FIFO ECC Error detected							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type14 (4/4)

	0	1	2	3	4	5	6	7
70	FIFO0 PARITY							
	Parity Data when FIFO ECC Error detected							
71	FIFO0 PARITY							
	Parity Data when FIFO ECC Error detected							
72	FIFO0 RAMECC							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
73	FIFO0 RAMECC							
	ECC Data when FIFO ECC Error detected							
74	FIFO0 ECCSYD							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
75	FIFO0 ECCSYD							
	Syndrome Data when FIFO ECC Error detected							
76	FIFO0 RAMADR							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
77	FIFO0 RAMADR							
	RAM address Data when FIFO ECC Error detected							
78	FIFO1 PARITY							
	Parity Data when FIFO ECC Error detected							
79	FIFO1 PARITY							
	Parity Data when FIFO ECC Error detected							
7A	FIFO1 RAMECC							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7B	FIFO1 RAMECC							
	ECC Data when FIFO ECC Error detected							
7C	FIFO1 ECCSYD							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7D	FIFO1 ECCSYD							
	Syndrome Data when FIFO ECC Error detected							
7E	FIFO1 RAMADR							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7F	FIFO1 RAMADR							
	RAM address Data when FIFO ECC Error detected							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type15 (1/4)

	0	1	2	3	4	5	6	7
40	FIFOWAR: FIFO Collectable Error detected Reg.							
	PXRAM1 CRCTERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
41	FIFOWAR: FIFO Collectable Error detected Reg.							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
42	FIFOWAR: FIFO Collectable Error detected Reg.							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
43	FIFOWAR: FIFO Collectable Error detected Reg.							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
44	FIFOWAR: FIFO Collectable Error detected Reg.							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
45	FIFOWAR: FIFO Collectable Error detected Reg.							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
46	FIFOWAR: FIFO Collectable Error detected Reg.							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
47	FIFOWAR: FIFO Collectable Error detected Reg.							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
48	FIFOWAR: FIFO Collectable Error detected Reg.							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
49	FIFOWAR: FIFO Collectable Error detected Reg.							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4A	FIFOWAR: FIFO Collectable Error detected Reg.							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4B	FIFOWAR: FIFO Collectable Error detected Reg.							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4C	FIFOWAR: FIFO Collectable Error detected Reg.							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4D	FIFOWAR: FIFO Collectable Error detected Reg.							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4E	FIFOWAR: FIFO Collectable Error detected Reg.							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4F	FIFOWAR: FIFO Collectable Error detected Reg.							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type15 (2/4)

	0	1	2	3	4	5	6	7
50	RAM1RDTLOGLT: Data Value when FIFO0 Error Occurred							
	PX RAM1 RDTLOGLT							
51	RAM1RDTLOGLT: Data Value when FIFO0 Error Occurred							
	PX RAM1 RDTLOGLT							
52	RAM1RDTLOGLT: Data Value when FIFO0 Error Occurred							
	PX RAM1 RDTLOGLT							
53	RAM1RDTLOGLT: Data Value when FIFO0 Error Occurred							
	PX RAM1 RDTLOGLT							
54	RAM1RDTLOGLT: Data Value when FIFO0 Error Occurred							
	PX RAM1 RDTLOGLT							
55	RAM1RDTLOGLT: Data Value when FIFO0 Error Occurred							
	PX RAM1 RDTLOGLT							
56	RAM1RDTLOGLT: Data Value when FIFO0 Error Occurred							
	PX RAM1 RDTLOGLT							
57	RAM1RDTLOGLT: Data Value when FIFO0 Error Occurred							
	PX RAM1 RDTLOGLT							
58	RAM1RDTLOGLT: Data Value when FIFO0 Error Occurred							
	PX RAM1 RDTLOGLT							
59	RAM1RDTLOGLT: Data Value when FIFO0 Error Occurred							
	PX RAM1 RDTLOGLT							
5A	RAM1RDTLOGLT: Data Value when FIFO0 Error Occurred							
	PX RAM1 RDTLOGLT							
5B	RAM1RDTLOGLT: Data Value when FIFO0 Error Occurred							
	PX RAM1 RDTLOGLT							
5C	RAM1RDTLOGLT: Data Value when FIFO0 Error Occurred							
	PX RAM1 RDTLOGLT							
5D	RAM1RDTLOGLT: Data Value when FIFO0 Error Occurred							
	PX RAM1 RDTLOGLT							
5E	RAM1RDTLOGLT: Data Value when FIFO0 Error Occurred							
	PX RAM1 RDTLOGLT							
5F	RAM1RDTLOGLT: Data Value when FIFO0 Error Occurred							
	PX RAM1 RDTLOGLT							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type15 (3/4)

	0	1	2	3	4	5	6	7
60	RAM1_LOGDT1: Data Value when FIFO1 Error Occurred							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	RAMECC LOGLT(8)
61	RAM1_LOGDT1: Data Value when FIFO1 Error Occurred							
	RAMECC LOGLT(7)	RAMECC LOGLT(6)	RAMECC LOGLT(5)	RAMECC LOGLT(4)	RAMECC LOGLT(3)	RAMECC LOGLT(2	RAMECC LOGLT(1	RAMECC LOGLT(0)
62	RAM1_LOGDT1: Data Value when FIFO1 Error Occurred							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
63	RAM1_LOGDT1: Data Value when FIFO1 Error Occurred							
	RAMRA LOGLT(7)	RAMRA LOGLT(6)	RAMRA LOGLT(5)	RAMRA LOGLT(4)	RAMRA LOGLT(3)	RAMRA LOGLT(2)	RAMRA LOGLT(1)	RAMRA LOGLT(0)
64	RAM1_LOGDT1: Data Value when FIFO1 Error Occurred							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
65	RAM1_LOGDT1: Data Value when FIFO1 Error Occurred							
	SYND LOGLT(7)	SYND LOGLT(6)	SYND LOGLT(5)	SYND LOGLT(4)	SYND LOGLT(3)	SYND LOGLT(2)	SYND LOGLT(1)	SYND LOGLT(0)
66	RAM1_LOGDT1: Data Value when FIFO1 Error Occurred							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
67	RAM1_LOGDT1: Data Value when FIFO1 Error Occurred							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
68	RAM1_LOGDT1: Data Value when FIFO1 Error Occurred							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
69	RAM1_LOGDT1: Data Value when FIFO1 Error Occurred							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6A	RAM1_LOGDT1: Data Value when FIFO1 Error Occurred							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6B	RAM1_LOGDT1: Data Value when FIFO1 Error Occurred							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6C	RAM1_LOGDT1: Data Value when FIFO1 Error Occurred							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6D	RAM1_LOGDT1: Data Value when FIFO1 Error Occurred							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6E	RAM1_LOGDT1: Data Value when FIFO1 Error Occurred							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6F	RAM1_LOGDT1: Data Value when FIFO1 Error Occurred							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type15 (4/4)

	0	1	2	3	4	5	6	7
70	Not used							
71	Not used							
72	Not used							
73	Not used							
74	Not used							
75	Not used							
76	Not used							
77	Not used							
78	Not used							
79	Not used							
7A	Not used							
7B	Not used							
7C	Not used							
7D	Not used							
7E	Not used							
7F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type16 (1/4)

	0	1	2	3	4	5	6	7
40	PCI:PCI WARNG0							
	PCI0 TGTTXH CRCT	PCI0 TGTTXL CRCT	PCI0 TGTRXH CRCT	PCI0 TGTRXL CRCT	PCI0 MSTTXH CRCT	PCI0 MSTTXL CRCT	PCI0 MSTRXH CRCT	PCI0 MSTRXL CRCT
41	PCI:PCI WARNG0							
	PCI10 TGTTXH CRCT	PCI10 TGTTXL CRCT	PCI10 TGTRXH CRCT	PCI10 TGTRXL CRCT	PCI10 MSTTXH CRCT	PCI10 MSTTXL CRCT	PCI10 MSTRXH CRCT	PCI10 MSTRXL CRCT
42	PCI:PCI WARNG0							
	PCI11 TGTTXH CRCT	PCI11 TGTTXL CRCT	PCI11 TGTRXH CRCT	PCI11 TGTRXL CRCT	PCI11 MSTTXH CRCT	PCI11 MSTTXL CRCT	PCI11 MSTRXH CRCT	PCI11 MSTRXL CRCT
43	PCI:PCI WARNG0							
	PCI12 TGTTXH CRCT	PCI12 TGTTXL CRCT	PCI12 TGTRXH CRCT	PCI12 TGTRXL CRCT	PCI12 MSTTXH CRCT	PCI12 MSTTXL CRCT	PCI12 MSTRXH CRCT	PCI12 , MSTRXL CRCT
44	PCI:LOG0							
	MSTRXECC LOGGADH0	MSTRXECC LOGGADH7	MSTRXECC LOGGADH6	MSTRXECC LOGGADH5	MSTRXECC LOGGADH4	MSTRXECC LOGGADH3	MSTRXECC LOGGADH2	MSTRXECC LOGGADH1
45	PCI:LOG0							
	MSTRXECC LOGGADH0	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
46	PCI:LOG0							
	MSTRXECC LOGGADL8	MSTRXECC LOGGADL7	MSTRXECC LOGGADL6	MSTRXECC LOGGADL5	MSTRXECC LOGGADL4	MSTRXECC LOGGADL3	MSTRXECC LOGGADL2	MSTRXECC LOGGADL1
47	PCI:LOG0							
	MSTRXECC LOGGADL0	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
48	PCI:LOG1							
	MSTRXECC LOGGBEH 8	MSTRXECC LOGGBEH7	MSTRXECC LOGGBEH6	MSTRXECC LOGGBEH5	MSTRXECC LOGGBEH4	MSTRXECC LOGGBEH3	MSTRXECC LOGGBEH2	MSTRXECC LOGGBEH 1
49	PCI:LOG1							
	MSTRXECC LOGGBEH 0	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4A	PCI:LOG1							
	MSTRXECC LOGGBEL8	MSTRXECC LOGGBEL7	MSTRXECC LOGGBEL6	MSTRXECC LOGGBEL5	MSTRXECC LOGGBEL4	MSTRXECC LOGGBEL3	MSTRXECC LOGGBEL2	MSTRXECC LOGGBEL1
4B	PCI:LOG1							
	MSTRXECC LOGGBEL0	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4C	PCI:LOG2							
	MSTRXECC LOGGDTH35	MSTRXECC LOGGDTH34	MSTRXECC LOGGDTH33	MSTRXECC LOGGDTH32	MSTRXECC LOGGDTH31	MSTRXECC LOGGDTH30	MSTRXECC LOGGDTH29	MSTRXECC LOGGDTH28
4D	PCI:LOG2							
	MSTRXECC LOGGDTH27	MSTRXECC LOGGDTH26	MSTRXECC LOGGDTH25	MSTRXECC LOGGDTH24	MSTRXECC LOGGDTH23	MSTRXECC LOGGDTH22	MSTRXECC LOGGDTH21	MSTRXECC LOGGDTH20
4E	PCI:LOG2							
	MSTRXECC LOGGDTH19	MSTRXECC LOGGDTH1 8	MSTRXECC LOGGDTH1 7	MSTRXECC LOGGDTH1 6	MSTRXECC LOGGDTH1 5	MSTRXECC LOGGDTH1 4	MSTRXECC LOGGDTH13	MSTRXECC LOGGDTH12
4F	PCI:LOG2							
	MSTRXECC LOGGDTH11	MSTRXECC LOGGDTH10	MSTRXECC LOGGDTH09	MSTRXECC LOGGDTH08	MSTRXECC LOGGDTH07	MSTRXECC LOGGDTH06	MSTRXECC LOGGDTH05	MSTRXECC LOGGDTH04

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type16 (2/4)

	0	1	2	3	4	5	6	7
50		PCI:LOG3						
	MSTRXECC LOGGDTH03	MSTRXECC LOGGDTH02	MSTRXECC LOGGDTH01	MSTRXECC LOGGDTH00	(Not used)	(Not used)	(Not used)	(Not used)
51		PCI:LOG3						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
52		PCI:LOG3						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
53		PCI:LOG3						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
54		PCI:LOG4						
	MSTRXECC LOGGDTL35	MSTRXECC LOGGDTL34	MSTRXECC LOGGDTL33	MSTRXECC LOGGDTL32	MSTRXECC LOGGDTL31	MSTRXECC LOGGDTL30	MSTRXECC LOGGDTL29	MSTRXECC LOGGDTL28
55		PCI:LOG4						
	MSTRXECC LOGGDTL27	MSTRXECC LOGGDTL26	MSTRXECC LOGGDTL25	MSTRXECC LOGGDTL24	MSTRXECC LOGGDTL23	MSTRXECC LOGGDTL22	MSTRXECC LOGGDTL21	MSTRXECC LOGGDTL20
56		PCI:LOG4						
	MSTRXECC LOGGDTL19	MSTRXECC LOGGDTL18	MSTRXECC LOGGDTL17	MSTRXECC LOGGDTL16	MSTRXECC LOGGDTL15	MSTRXECC LOGGDTL14	MSTRXECC LOGGDTL13	MSTRXECC LOGGDTL12
57		PCI:LOG4						
	MSTRXECC LOGGDTL11	MSTRXECC LOGGDTL10	MSTRXECC LOGGDTL09	MSTRXECC LOGGDTL08	MSTRXECC LOGGDTL07	MSTRXECC LOGGDTL06	MSTRXECC LOGGDTL05	MSTRXECC LOGGDTL04
58		PCI:LOG5						
	MSTRXECC LOGGDTL03	MSTRXECC LOGGDTL02	MSTRXECC LOGGDTL01	MSTRXECC LOGGDTL00	(Not used)	(Not used)	(Not used)	(Not used)
59		PCI:LOG5						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5A		PCI:LOG5						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5B		PCI:LOG5						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5C		PCI:LOG6						
	MSTRXECC LOGECH8	MSTRXECC LOGECH7	MSTRXECC LOGECH6	MSTRXECC LOGECH5	MSTRXECC LOGECH4	MSTRXECC LOGECH3	MSTRXECC LOGECH2	MSTRXECC LOGECH1
5D		PCI:LOG6						
	MSTRXECC LOGECH0	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5E		PCI:LOG6						
	MSTRXECC LOGECL8	MSTRXECC LOGECL7	MSTRXECC LOGEC6	MSTRXECC LOGECL5	MSTRXECC LOGECL4	MSTRXECC LOGECL3	MSTRXECC LOGECL2	MSTRXECC LOGECL1
5F		PCI:LOG6						
	MSTRXECC LOGECL0	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type16 (3/4)

	0	1	2	3	4	5	6	7
60	PCI:LOG7							
	MSTRXECCLOGSYNH8	MSTRXECCLOGSYNH7	MSTRXECCLOGSYNH6	MSTRXECCLOGSYNH5	MSTRXECCLOGSYNH4	MSTRXECCLOGSYNH3	MSTRXECCLOGSYNH2	MSTRXECCLOGSYNH8
61	PCI:LOG7							
	MSTRXECCLOGSYNH0	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	MSTRXECCLOGSYNH0
62	PCI:LOG7							
	MSTRXECCLOGSYNL8	MSTRXECCLOGSYNL7	MSTRXECCLOGSYN6	MSTRXECCLOGSYNL5	MSTRXECCLOGSYNL4	MSTRXECCLOGSYNL3	MSTRXECCLOGSYNL2	MSTRXECCLOGSYNL8
63	PCI:LOG7							
	MSTRXECCLOGSYNL0	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
64	Not used							
65	Not used							
66	Not used							
67	Not used							
68	Not used							
69	Not used							
6A	Not used							
6B	Not used							
6C	Not used							
6D	Not used							
6E	Not used							
6F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type16 (4/4)

	0	1	2	3	4	5	6	7
70	Not used							
71	Not used							
72	Not used							
73	Not used							
74	Not used							
75	Not used							
76	Not used							
77	Not used							
78	Not used							
79	Not used							
7A	Not used							
7B	Not used							
7C	Not used							
7D	Not used							
7E	Not used							
7F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type17 (1/4)

	0	1	2	3	4	5	6	7
40	BRIDGE0WARNSTS (BRIDGE0 memory)							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	BGRM ECCS ERR
41	BRIDGE1WARNSTS (BRIDGE1 memory)							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	BGRM ECCS ERR
42	BRIDGE2WARNSTS (BRIDGE2 memory)							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	BGRM ECCS ERR
43	BRIDGE3WARNSTS (BRIDGE3 memory)							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	BGRM ECCS ERR
44	BFCTL0WARNSTS (BFC0 memory)							
	(Not used)	(Not used)	(Not used)	(Not used)	BF01 ECCS ERR	BF00 ECCS ERR	BF11 ECCS ERR	BF10 ECCS ERR
45	BFCTL1WARNSTS (BFC1 memory)							
	(Not used)	(Not used)	(Not used)	(Not used)	BF01 ECCS ERR	BF00 ECCS ERR	BF11 ECCS ERR	BF10 ECCS ERR
46	D0CHK2STS55							
	EBFCDLOG 31	EBFCDLOG 30	EBFCDLOG 29	EBFCDLOG 28	EBFCDLOG 27	EBFCDLOG 26	EBFCDLOG 25	EBFCDLOG 24
47	D0CHK2STS55							
	EBFCDLOG 23	EBFCDLOG 22	EBFCDLOG 21	EBFCDLOG 20	EBFCDLOG 19	EBFCDLOG 18	EBFCDLOG 17	EBFCDLOG 16
48	D0CHK2STS55							
	EBFCDLOG 15	EBFCDLOG 14	EBFCDLOG 13	EBFCDLOG 12	EBFCDLOG 11	EBFCDLOG 10	EBFCDLOG 9	EBFCDLOG 8
49	D0CHK2STS55							
	EBFCDLOG 7	EBFCDLOG 6	EBFCDLOG 5	EBFCDLOG 4	EBFCDLOG 3	EBFCDLOG 2	EBFCDLOG 1	EBFCDLOG 0
4A	D0CHK2STS60							
	EBFCDLOG 31	EBFCDLOG 30	EBFCDLOG 29	EBFCDLOG 28	EBFCDLOG 27	EBFCDLOG 26	EBFCDLOG 25	EBFCDLOG 24
4B	D0CHK2STS60							
	EBFCDLOG 23	EBFCDLOG 22	EBFCDLOG 21	EBFCDLOG 20	EBFCDLOG 19	EBFCDLOG 18	EBFCDLOG 17	EBFCDLOG 16
4C	D0CHK2STS61							
	WRNEBF 31	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
4D	D1CHK2STS55							
	EBFCDLOG 31	EBFCDLOG 30	EBFCDLOG 29	EBFCDLOG 28	EBFCDLOG 27	EBFCDLOG 26	EBFCDLOG 25	EBFCDLOG 24
4E	D1CHK2STS55							
	EBFCDLOG 23	EBFCDLOG 22	EBFCDLOG 21	EBFCDLOG 20	EBFCDLOG 19	EBFCDLOG 18	EBFCDLOG 17	EBFCDLOG 16
4F	D1CHK2STS55							
	EBFCDLOG 15	EBFCDLOG 14	EBFCDLOG 13	EBFCDLOG 12	EBFCDLOG 11	EBFCDLOG 10	EBFCDLOG 9	EBFCDLOG 8

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type17 (2/4)

	0	1	2	3	4	5	6	7
50	D1CHK2STS55							
	EBFCDLOG7	EBFCDLOG6	EBFCDLOG5	EBFCDLOG4	EBFCDLOG3	EBFCDLOG2	EBFCDLOG1	EBFCDLOG0
51	D1CHK2STS60							
	EBFCDLOG31	EBFCDLOG30	EBFCDLOG29	EBFCDLOG28	EBFCDLOG27	EBFCDLOG26	EBFCDLOG25	EBFCDLOG24
52	D1CHK2STS60							
	EBFCDLOG23	EBFCDLOG22	EBFCDLOG21	EBFCDLOG20	EBFCDLOG19	EBFCDLOG18	EBFCDLOG17	EBFCDLOG16
53	D1CHK2STS61							
	WRNEBF31	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
54	OHUBWARN0							
	(Not used)	(Not used)	(Not used)	ROSC	PMA3	PMA2	PMA1	PMA0
55	OHUBWARN0							
	DMA7	DMA6	DMA5	DMA4	DMA3	DMA2	DMA1	DMA0
56	OHUBWARN0							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
57	OHUBWARN0							
	DXBF1	DXBF0	BFCTL1R	BFCTL0R	BRG3	BRG2	BRG1	BRG0
58	OHUBWARN1							
	(Not used)	(Not used)	BFCTL1W	BFCTL0W	(Not used)	(Not used)	(Not used)	(Not used)
59	Not used							
5A	Not used							
5B	Not used							
5C	Not used							
5D	Not used							
5E	Not used							
5F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type17 (3/4)

	0	1	2	3	4	5	6	7
60	Not used							
61	Not used							
62	Not used							
63	Not used							
64	Not used							
65	Not used							
66	Not used							
67	Not used							
68	Not used							
69	Not used							
6A	Not used							
6B	Not used							
6C	Not used							
6D	Not used							
6E	Not used							
6F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type17 (4/4)

	0	1	2	3	4	5	6	7
70	Not used							
71	Not used							
72	Not used							
73	Not used							
74	Not used							
75	Not used							
76	Not used							
77	Not used							
78	Not used							
79	Not used							
7A	Not used							
7B	Not used							
7C	Not used							
7D	Not used							
7E	Not used							
7F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type18 (1/4)

	0	1	2	3	4	5	6	7
40		ESAINT						
	CHSN0 WARNING	CHSN1 WARNING	CHSN2 WARNING	CHSN3 WARNING	CHSN4 WARNING	CHSN5 WARNING	(Not used)	(Not used)
41		ESAINT						
	ESCON WARNING	EXDMA WARNING	(Not used)	(Not used)	(Not used)	(Not used)	A_LCM INT	B_LCM INT
42		RRB_ERROR_LOG						
	RRB1 PERR	RRB2 PERR	(Not used)	(Not used)	RRB CNT PERR	(Not used)	(Not used)	(Not used)
43		PWB_ERROR_LOG						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	BGRM ECCS ERR
44		RRB_ERROR_LOG						
	(Not used)	(Not used)	(Not used)	(Not used)	BF01 ECCS ERR	BF00 ECCS ERR	BF11 ECCS ERR	BF10 ECCS ERR
45		PWB_ERROR_LOG						
	(Not used)	(Not used)	(Not used)	(Not used)	BF01 ECCS ERR	BF00 ECCS ERR	BF11 ECCS ERR	BF10 ECCS ERR
46		RRB_ERROR_LOG						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	WRNEBF 1	WRNEBF 0
47		PWB_ERROR_LOG						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	WRNEBF 1	WRNEBF 0
48		CHK2C_R28_1_ALM						
	RRBSEQ ENCERR	RRBSEQ DECERR	(Not used)	(Not used)	RRBECC ADR1 ERR	RRBECC CIRCUIT ERR	RRBECC UNC ERR	RRBECC CRCT ERR
49		CHK2C_R28_4_ALM						
	PWBSEQ ENCERR	PWBSEQ DECERR	(Not used)	(Not used)	PWBECC ADR1 ERR	PWBECC CIRCUIT ERR	PWBECC UNC ERR	PWBECC CRCT ERR
4A		CHK2C_R28_4_ALM						
	RRBSEQ ENCERR	RRBSEQ DECERR	(Not used)	(Not used)	RRBECC ADR1 ERR	RRBECC CIRCUIT ERR	RRBECC UNC ERR	RRBECC CRCT ERR
4B		CHK2C_R28_4_ALM						
	PWBSEQ ENCERR	PWBSEQ DECERR	(Not used)	(Not used)	PWBECC ADR1 ERR	PWBECC CIRCUIT ERR	PWBECC UNC ERR	PWBECC CRCT ERR
4C		CHK2C_R28_4_ALM						
	RRBSEQ ENCERR	RRBSEQ DECERR	(Not used)	(Not used)	RRBECC ADR1 ERR	RRBECC CIRCUIT ERR	RRBECC UNC ERR	RRBECC CRCT ERR
4D		CHK2C_R28_5_ALM						
	PWBSEQ ENCERR	PWBSEQ DECERR	(Not used)	(Not used)	PWBECC ADR1 ERR	PWBECC CIRCUIT ERR	PWBECC UNC ERR	PWBECC CRCT ERR
4E		CHK2C_R28_5_ALM						
	RRBSEQ ENCERR	RRBSEQ DECERR	(Not used)	(Not used)	RRBECC ADR1 ERR	RRBECC CIRCUIT ERR	RRBECC UNC ERR	RRBECC CRCT ERR
4F		CHK2C_R28_5_ALM						
	RRBSEQ ENCERR	RRBSEQ DECERR	(Not used)	(Not used)	RRBECC ADR1 ERR	RRBECC CIRCUIT ERR	RRBECC UNC ERR	RRBECC CRCT ERR

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type18 (2/4)

	0	1	2	3	4	5	6	7
50	CHK2C_R28_5_ALM							
	(Not used)	(Not used)	(Not used)	RDBF READ DATA4	RDBF READ DATA3	RDBF READ DATA2	RDBF READ DATA1	RDBF READ DATA0
51	CHK2C_K05_1_ALM							
	WRBF READ DATA CEb63-56	WRBF READ DATA CEb55-48	WRBF READ DATA CEb47-40	WRBF READ DATA CEb39-32	WRBF READ DATA CEb31-24	WRBF READ DATA CEb23-16	WRBF READ DATA CEb15-8	WRBF READ DATA CEb7-0
52	CHK2C_K05_4_ALM							
	(Not used)	(Not used)	(Not used)	WRBF READ DATA4	WRBF READ DATA3	WRBF READ DATA2	WRBF READ DATA1	WRBF READ DATA0
53	CHK2C_K05_4_ALM							
	(Not used)	(Not used)	(Not used)	WRBF READ DATA4	WRBF READ DATA3	WRBF READ DATA2	WRBF READ DATA1	WRBF READ DATA0
54	CHK2C_K05_4_ALM							
	(Not used)	(Not used)	(Not used)	WRBF READ DATA4	WRBF READ DATA3	WRBF READ DATA2	WRBF READ DATA1	WRBF READ DATA0
55	CHK2C_K05_4_ALM							
	(Not used)	(Not used)	(Not used)	WRBF READ DATA4	WRBF READ DATA3	WRBF READ DATA2	WRBF READ DATA1	WRBF READ DATA0
56	CHK2C_K05_5_ALM							
	(Not used)	(Not used)	(Not used)	WRBF READ DATA4	WRBF READ DATA3	WRBF READ DATA2	WRBF READ DATA1	WRBF READ DATA0
57	CHK2C_K05_5_ALM							
	(Not used)	(Not used)	(Not used)	WRBF READ DATA4	WRBF READ DATA3	WRBF READ DATA2	WRBF READ DATA1	WRBF READ DATA0
58	CHK2C_K05_5_ALM							
	(Not used)	(Not used)	(Not used)	WRBF READ DATA4	WRBF READ DATA3	WRBF READ DATA2	WRBF READ DATA1	WRBF READ DATA0
59	CHK2C_K05_5_ALM							
	(Not used)	(Not used)	(Not used)	WRBF READ DATA4	WRBF READ DATA3	WRBF READ DATA2	WRBF READ DATA1	WRBF READ DATA0
5A	EXXFS							
	DATA PATH 0	DATA PATH 1	DATA PATH 2	DATA PATH 3	UMODE	r	r	WRFBA
5B	Not used							
5C	Not used							
5D	Not used							
5E	Not used							
5F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type18 (3/4)

	0	1	2	3	4	5	6	7
60	Not used							
61	Not used							
62	Not used							
63	Not used							
64	Not used							
65	Not used							
66	Not used							
67	Not used							
68	Not used							
69	Not used							
6A	Not used							
6B	Not used							
6C	Not used							
6D	Not used							
6E	Not used							
6F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type18 (4/4)

	0	1	2	3	4	5	6	7
70	Not used							
71	Not used							
72	Not used							
73	Not used							
74	Not used							
75	Not used							
76	Not used							
77	Not used							
78	Not used							
79	Not used							
7A	Not used							
7B	Not used							
7C	Not used							
7D	Not used							
7E	Not used							
7F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type19 (1/4)

	0	1	2	3	4	5	6	7
40		CARB:P0ERRO						
		P0ERRO						
41		CARB:P0ERRO						
		P0ERRO						
42		CARB:P0ERRO						
		P0ERRO						
43		CARB:P0ERRO						
		P0ERRO						
44		CARB:P0ERRO/P0ERR1						
		P0ERRO						P0ERR1
45		CARB:P0ERR1						
		P0ERR1						
46		CARB:P0ERR1						
		P0ERR1						
47		CARB:P1ERRO						
		P1ERRO						
48		CARB:P1ERRO						
		P1ERRO						
49		CARB:P1ERRO						
		P1ERRO						
4A		CARB:P1ERRO						
		P1ERRO						
4B		CARB:P1ERRO/P1ERR1						
		P1ERRO						P1ERR1
4C		CARB:P1ERR1						
		P1ERR1						
4D		CARB:P1ERR1						
		P1ERR1						
4E		CARB:P2ERR0						
		P2ERR0						
4F		CARB:P2ERR0						
		P2ERR0						

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type19 (2/4)

	0	1	2	3	4	5	6	7
50	CARB:P2ERR0							
	P2ERR0							
51	CARB:P2ERR0							
	P2ERR0							
52	CARB:P2ERR0/P2ERR1							
	P2ERR0							P2ERR1
53	CARB:P2ERR1							
	P2ERR1							
54	CARB:P2ERR1							
	P2ERR1							
55	CARB:P3ERR0							
	P3ERR0							
56	CARB:P3ERR0							
	P3ERR0							
57	CARB:P3ERR0							
	P3ERR0							
58	CARB:P3ERR0							
	P3ERR0							
59	CARB:P3ERR0/P3ERR1							
	P3ERR0							P3ERR1
5A	CARB:P3ERR1							
	P3ERR1							
5B	CARB:P3ERR1							
	P3ERR1							
5C	CARB:P5ERR0							
	P5ERR0							
5D	CARB:P5ERR0							
	P5ERR0							
5E	CARB:P5ERR0							
	P5ERR0							
5F	CARB:P5ERR0							
	P5ERR0							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type19 (3/4)

	0	1	2	3	4	5	6	7
60	CARB:P5ERR0/P5ERR1							
	P5ERR0							P5ERR1
61	CARB:P5ERR1							
	P5ERR1							
62	CARB:P5ERR1							
	P5ERR1							
63	CARB:P6ERR0							
	P6ERR0							
64	CARB:P6ERR0							
	P6ERR0							
65	CARB:P6ERR0							
	P6ERR0							
66	CARB:P6ERR0							
	P6ERR0							
67	CARB:P6ERR0/P6ERR1							
	P6ERR0							P6ERR1
68	CARB:P6ERR1							
	P6ERR1							
69	CARB:P6ERR1							
	P6ERR1							
6A	CARB:P7ERR0							
	P7ERR0							
6B	CARB:P7ERR0							
	P7ERR0							
6C	CARB:P7ERR0							
	P7ERR0							
6D	CARB:P7ERR0							
	P7ERR0							
6E	CARB:P7ERR0/P7ERR1							
	P7ERR0							P7ERR1
6F	CARB:P7ERR1							
	P7ERR1							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type19 (4/4)

	0	1	2	3	4	5	6	7
70	CARB:P7ERR1							
	P7ERR1							
71	CARB:P8ERR0							
	P8ERR0							
72	CARB:P8ERR0							
	P8ERR0							
73	CARB:P8ERR0							
	P8ERR0							
74	CARB:P8ERR0							
	P8ERR0							
75	CARB:P8ERR0/P8ERR1							
	P8ERR0							P8ERR1
76	CARB:P8ERR1							
	P8ERR1							
77	CARB:P8ERR1							
	P8ERR1							
78	Not used							
79	Not used							
7A	Not used							
7B	Not used							
7C	Not used							
7D	Not used							
7E	Not used							
7F	Not used							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type20 (1/4)

	0	1	2	3	4	5	6	7
40		S0ADR/CMD ERR						
	S0 ADR PER	S0 CMD PER	ACPADPC_ ERR	ACPCRCPC _ERR	ACENDCOD EPC_ERR	S0MG512A OVER	S0MG1GA OVER	S0MG2GA OVER
41		S0ADR/CMD ERR						
	S0 LEN ZERO	(Not used)	S0 LEN OVER	S0CNST0_ ERR	S0CNST1_ ERR	S0NOTCMD _ERR	(Not used)	(Not used)
42		S1ADR/CMD ERR						
	S1 ADR PER	S1 CMD PER	ACPADZ ERO_ERR	ACPCRC_ ERR	ACENDCOD E_ERR	S1MG512A OVER	S1MG1GA OVER	S1MG2GA OVER
43		S1ADR/CMD ERR						
	S1 LEN ZERO	(Not used)	S1 LEN OVER	S1CNST0_ ERR	S1CNST1_ ERR	S1NOTCMD _ERR	(Not used)	(Not used)
44		CMD ERR						
	ONESLV_ ERR	(Not used)	NOTSEL_ ERR	CPCMD0_ ERR	CPCMD1_ ERR	CPCMD2_ ERR	CPLENUNM T_ERR	CPPATHU NMT_ERR
45		CMD ERR						
	REGCMD_ ERR	REGCNST_ ERR	REGADR OVER_ERR	REGLEN_ ERR	MCONF_ ERR	(Not used)	(Not used)	(Not used)
46		CNT/PT PCERR						
	RXXPTPC_ ERR	TXXPTPC_ ERR	TXYPTPC_ ERR	TXZPTPC_ ERR	(Not used)	(Not used)	(Not used)	(Not used)
47		CNT/PT PCERR						
	(Not used)	RXFIFOAD RPC_ERR	TXFIFOAD RPC_ERR	STSCNTPC_ ERR	(Not used)	(Not used)	CORCNTPC _ERR	TOCNTPC_ ERR
48		SEQ ERR						
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
49		SEQ ERR						
	(Not used)	(Not used)	(Not used)	TXSEQ_ ERR	TXFIFOSEQ _ERR	LREGSEQ_ ERR	RXSEQ_ ERR	CPMSEQ_ ERR
4A		PKT0 ERR						
	BOARD DISABLE	MEM NOT READY	MODULE DISABLE	BACKUP BUSY	DIAG UNMATCH	GCTL ERR	REG CODE ERR	INVL CMD_ERR
4B		PKT0 ERR						
	PKIDER	M0_SLRC_ ERR	DTPKT_ ERR	CMDPKT_ ERR	UNCRE	HCTL_ERR	M0_MCTL_ ERR	BRD_ERR
4C		PKT1 ERR						
	MCLKER	PCLKER	ARBTERR	CMAUIN	TIMEOUT	(Not used)	(Not used)	M0_WSLR C_ERR
4D		PKT1 ERR						
	M0_RSLRC_ ERR	M1_SLRC_ ERR	M1_WSLRC _ERR	M1_RSLRC_ ERR	(Not used)	(Not used)	M1_MCTL_ ERR	(Not used)
4E		MCTL/GCTL ERR						
	M0_UNCRE	M0_ CORRECT	M0_ MDATAER	M0_ WSLRCER	M0_ RSLRCER	MARBERR	GARBERR	M0_UNDE RRUNERR
4F		MCTL/GCTL ERR						
	M1_UNCRE	M1_ CORRECT	M1_ MDATAER	M1_ WSLRCER	M1_ RSLRCER	M1_UNDER RUNERR	GCTL_ERR	GKEYACC _ERR

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type20 (2/4)

	0	1	2	3	4	5	6	7
50	RX PCERR							
	RXSELACPC_ERR	RXAC0PC_ERR	RXAC1PC_ERR	RXDT0PC_ERR	(Not used)	RXDT12PC_ERR	RXSELDTPC_ERR	RXDT0ACPC_ERR
51	RX PCERR							
	M0_LOOPPTY	M1_LOOPPTY	RXDT22PC_ERR	RXDT23PC_ERR	RXDT20PC_ERR	RXDT21PC_ERR	RXDT30PC_ERR	RXDT31PC_ERR
52	TX PCERR							
	TXBUFPC_ERR	STSDTPC_ERR	TXDT0PC_ERR	TXDT10PC_ERR	TXDT11PC_ERR	(Not used)	(Not used)	(Not used)
53	TX PCERR							
	(Not used)	TXDT22PC_ERR	TXDT23PC_ERR	(Not used)	(Not used)	TXDT30PC_ERR	TXDT31PC_ERR	(Not used)
54	WDT PAD/PLRC/END ERR							
	W0DTPAD_ERR	W0DTPLRC_ERR	W0DTEND_ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
55	WDT PAD/PLRC/END ERR							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
56	RDT PAD/PLRC/END ERR							
	R0DTPAD_ERR	R0DTPLRC_ERR	R0DTEND_ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
57	RDT PAD/PLRC/END ERR							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
58	REG PCERR							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
59	REG PCERR							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	LREGDTPC_ERR	OPREGDTPC_ERR
5A	RAMECC ERR							
	FIFO0_RAMCORRECT	FIFO0_RAMUNCRE	FIFO0_RAMADRCRRECT	FIFO0_RAMECCCIR	FIFO1_RAMCORRECT	FIFO1_RAMUNCRE	FIFO1_RAMADRCRRECT	FIFO1_RAMECCCIR
5B	RAMECC ERR							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5C	I/F TIIMEOUT ERR							
	MCTL TIMEOUT	GCTL TIMEOUT	MABT TIMEOUT	GABT TIMEOUT	OTHER TIMEOUT	(Not used)	(Not used)	(Not used)
5D	I/F TIIMEOUT ERR							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
5E	OTHER ERR							
	R6_RTNCRC0ERR	R6_RTNCRC1ERR	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	UNDERRUN_ERR
5F	OTHER ERR							
	RTNCRC0_ERR	RTNCRC1_ERR	FIFO0_CORCNTOV	FIFO1_CORCNTOV	(Not used)	(Not used)	LKEYACC_ERR	ENT OFF

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type20 (3/4)

	0	1	2	3	4	5	6	7
60	S0ADR ERR STS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	S0MG256A OVER	S0MG512A OVER	S0MG1GA OVER
61	S0ADR ERR STS							
	S0 LEN ZERO	(Not used)	S0 LEN OVER	S0CNST0_ ERR	S0CNST1_ ERR	S0NOTCMD _ERR	(Not used)	(Not used)
62	S1ADR ERR STS							
	(Not used)	(Not used)	ACPADZER O_ERR	ACPLRC_ ERR	ACENDCOD E_ERR	S1MG256A OVER	S1MG512A OVER	S1MG1GA OVER
63	S1ADR ERR STS							
	S1 LEN ZERO	(Not used)	S1 LEN OVER	S1CNST0_ ERR	S1CNST1_ ERR	S1NOTCMD _ERR	(Not used)	(Not used)
64	CMD ERR STS							
	ONESLV_ ERR	(Not used)	NOTSEL_ ERR	CPCMD0_ ERR	CPCMD1_ ERR	CPCMD2_ ERR	CPLENUNM T_ERR	CPPATHU NMT_ERR
65	CMD ERR STS							
	REGCMD_ ERR	REGCNST_ ERR	REGADR OVER_ERR	REGLEN_ ERR	MCONF_ ERR	(Not used)	(Not used)	(Not used)
66	CNTPC0 ERR STS							
	RX FIFOUP(0)	RX FIFOUP(1)	RX FIFOUD(0)	RX FIFOUD(1)	(Not used)	(Not used)	RX FIFODEC(0)	RX FIFODEC (1)
67	CNTPC0 ERR STS							
	(Not used)	(Not used)	TX FIFOUD(0)	TX FIFOUD(1)	(Not used)	(Not used)	TX FIFODEC(0)	TX FIFODEC (1)
68	CNTPC1 ERR STS							
	(Not used)	(Not used)	(Not used)	(Not used)	RX FIFOWADR (0)	RX FIFOWADR (1)	RX FIFORADR (0)	RX FIFORADR (1)
69	CNTPC1 ERR STS							
	(Not used)	(Not used)	(Not used)	(Not used)	TX FIFOWADR (0)	TX FIFOWADR (1)	TX FIFORADR (0)	TX FIFORADR (1)
6A	PKT0 ERR STS							
	BOARD DISABLE	MEM NOT READY	MODULE DISABLE	BACKUP BUSY	DIAG UNMATCH	GCTL ERR	REG CODE ERR	INVL CMD_ERR
6B	PKT0 ERR STS							
	PKIDER	SLRC_ERR	DTPKT_ ERR	CMDPKT_ ERR	UNCRE	HCTL_ERR	MCTL_ERR	BRD_ERR
6C	PKT1 ERR STS							
	MCLKER	PCLKER	ARBTERR	CMAUIN	(Not used)	(Not used)	(Not used)	(Not used)
6D	PKT1 ERR STS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
6E	CNTPC2 ERR STS							
	ACCTIM(0)	ACCTIM(1)	ACCTIM(2)	ACCTIM(3)	ACCCNT(0)	ACCCNT(1)	ACCCNT(2)	ACCCNT(3)
6F	CNTPC2 ERR STS							
	(Not used)	(Not used)	(Not used)	(Not used)	FIFO0_COR CNTPC_ RR	FIFO1_COR CNTPC_ ERR	(Not used)	(Not used)

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type20 (4/4)

	0	1	2	3	4	5	6	7
70	PTPC ERR STS							
	RXXPTPC_ ERR	TXXPTPC_ ERR	TXYPTPC_ ERR	TXZPTPC_ ERR	(Not used)	(Not used)	(Not used)	(Not used)
71	PTPC ERR STS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
72	SEQ PCERR STS							
	(Not used)	(Not used)	(Not used)	TXSEQ_B_ PERR	TXFSEQ_B_ PERR	LREGSEQ_ B_PERR	RXSEQ_B_ PERR	CPMSEQ_B _PERR
73	SEQ PCERR STS							
	(Not used)	(Not used)	(Not used)	TXSEQ_A_ PERR	TXFSEQ_A_ PERR	LREGSEQ_ A_PERR	RXSEQ_A_ PERR	CPMSEQ_A _PERR
74	SEQ CSTDEC ERR STS							
	(Not used)	(Not used)	(Not used)	TXSEQ_B_ DECERR	TXFSEQ_B_ DECERR	LREGSEQ_ B_DECERR	RXSEQ_B_ DECERR	CPMSEQ_B _DECERR
75	SEQ CSTDEC ERR STS							
	(Not used)	(Not used)	(Not used)	TXSEQ_A_ DECERR	TXFSEQ_A_ DECERR	LREGSEQ_ A_DECERR	RXSEQ_A_ DECERR	CPMSEQ_A _DECERR
76	SEQ NSTDEC ERR							
	(Not used)	(Not used)	(Not used)	TXSEQ_B_ ENCERR	TXFSEQ_B_ ENCERR	LREGSEQ_ B_ENCERR	RXSEQ_B_ ENCERR	CPMSEQ_B _ENCERR
77	SEQ NSTDEC ERR							
	(Not used)	(Not used)	(Not used)	TXSEQ_A_ ENCERR	TXFSEQ_A_ ENCERR	LREGSEQ_ A_ENCERR	RXSEQ_A_ ENCERR	CPMSEQ_A _ENCERR
78	SEQ CMP ERR STS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
79	SEQ CMP ERR STS							
	(Not used)	(Not used)	(Not used)	TXSEQ_ CMPERR	TXFSEQ_ CMPERR	LREGSEQ_ CMPERR	RXSEQ_ CMPERR	CPMSEQ_ CMPERR
7A	RAMECC STSENB							
	FIFO0_RAM CORRECT	FIFO0_RAM UNCRE	FIFO0_RAM ADRCRREC T	FIFO0_RAM ECCCIR	FIFO1_RAM CORRECT	FIFO1_RAM UNCRE	FIFO1_RAM ADRCRREC T	FIFO1_RA MECCCIR
7B	RAMECC STSENB							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)
7C	IF TOERR STS							
	MCTL TIMEOUT	GCTL TIMEOUT	MABT TIMEOUT	GABT TIMEOUT	OTHER TIMEOUT	(Not used)	(Not used)	(Not used)
7D	IF TOERR STS							
	TOCNT0PC_ ERR	TOCNT1PC_ ERR	TOCNT2PC_ ERR	TOCNT3PC_ ERR	(Not used)	(Not used)	(Not used)	(Not used)
7E	OTHER ERR STS							
	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	(Not used)	UNDERR UNERR
7F	OTHER ERR STS							
	RTNCRC0_ ERR	RTNCRC1_ ERR	RX0_ CORCNTOV	RX1_ CORCNTOV	(Not used)	(Not used)	LKEYACC_ ERR	ENT OFF

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type21 (1/4)

	0	1	2	3	4	5	6	7
40	Tx_Fault 1							
41	Tx_Fault 2							
42	Tx_Fault 3							
43	Tx_Fault 4							
44	Device address “A0”, Data address “6”							
	Gigabit Ether Spec.							
45	Device address “A0”, Data address “10”							
	Fibre Channel Speed							
46	Device address “A0”, Data address “40”							
	Parts Name 1							
47	Device address “A0”, Data address “41”							
	Parts Name 2							
48	Device address “A0”, Data address “42”							
	Parts Name 3							
49	Device address “A0”, Data address “43”							
	Parts Name 4							
4A	Device address “A0”, Data address “44”							
	Parts Name 5							
4B	Device address “A0”, Data address “45”							
	Parts Name 6							
4C	Device address “A0”, Data address “46”							
	Parts Name 7							
4D	Device address “A0”, Data address “47”							
	Parts Name 8							
4E	Device address “A0”, Data address “48”							
	Parts Name 9							
4F	Device address “A0”, Data address “49”							
	Parts Name 10							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type21 (2/4)

	0	1	2	3	4	5	6	7
50	Device address “A0”, Data address “50”							
	Parts Name 11							
51	Device address “A0”, Data address “51”							
	Parts Name 12							
52	Device address “A0”, Data address “52”							
	Parts Name 13							
53	Device address “A0”, Data address “53”							
	Parts Name 14							
54	Device address “A0”, Data address “54”							
	Parts Name 15							
55	Device address “A0”, Data address “55”							
	Parts Name 16							
56	Device address “A0”, Data address “60”							
	Wave Length 1							
57	Device address “A0”, Data address “61”							
	Wave Length 2							
58	Device address “A0”, Data address “68”							
	Serial Number 1							
59	Device address “A0”, Data address “69”							
	Serial Number 2							
5A	Device address “A0”, Data address “70”							
	Serial Number 3							
5B	Device address “A0”, Data address “71”							
	Serial Number 4							
5C	Device address “A0”, Data address “72”							
	Serial Number 5							
5D	Device address “A0”, Data address “73”							
	Serial Number 6							
5E	Device address “A0”, Data address “74”							
	Serial Number 7							
5F	Device address “A0”, Data address “75”							
	Serial Number 8							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type21 (3/4)

	0	1	2	3	4	5	6	7
60	Device address “A0”, Data address “76”							
	Serial Number 9							
61	Device address “A0”, Data address “77”							
	Serial Number 10							
62	Device address “A0”, Data address “78”							
	Serial Number 11							
63	Device address “A0”, Data address “79”							
	Serial Number 12							
64	Device address “A0”, Data address “80”							
	Serial Number 13							
65	Device address “A0”, Data address “81”							
	Serial Number 14							
66	Device address “A0”, Data address “82”							
	Serial Number 15							
67	Device address “A0”, Data address “83”							
	Serial Number 16							
68	Device address “A0”, Data address “96”							
	Custom Code 1							
69	Device address “A0”, Data address “97”							
	Custom Code 2							
6A	Device address “A2”, Data address “112”							
	Alarm/Warning 1							
6B	Device address “A2”, Data address “113”							
	Alarm/Warning 2							
6C	Device address “A2”, Data address “114”							
	Alarm/Warning 3							
6D	Device address “A2”, Data address “115”							
	Alarm/Warning 4							
6E	Device address “A2”, Data address “116”							
	Alarm/Warning 5							
6F	Device address “A2”, Data address “117”							
	Alarm/Warning 6							

Copyright © 2007, Hitachi, Ltd.

Byte27 = FF (Cache Memory/Shared Memory/SM Side/Scan/LED BUS/Abnormal MODE/CARB error/Correctable error/Warning) Byte 40-7F Common detail information : Type21 (4/4)

	0	1	2	3	4	5	6	7
70	Device address “A2”, Data address “118”							
	Alarm/Warning 7							
71	Device address “A2”, Data address “119”							
	Alarm/Warning 8							
72	Device address “A2”, Data address “128”							
	Custom Code 1							
73	Device address “A2”, Data address “129”							
	Custom Code 2							
74	Not used							
75	Not used							
76	Not used							
77	Not used							
78	Not used							
79	Not used							
7A	Not used							
7B	Not used							
7C	Not used							
7D	Not used							
7E	Not used							
7F	Not used							

Copyright © 2007, 2008, Hitachi, Ltd.

Byte0D : Bit1 = 1 & Byte36-37 = 08C1 (Machine Condition Exception) (1/2)

	0	1	2	3	4	5	6	7
00 – 05	Time stamp							
06	Format Message							
07	PCB type		Processor ID (Note)					
08 – 09	System error code							
0A – 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 – 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 – 17	SSB log number							
18 – 19	Related failure log number							
1A – 1B	Related SIM log number							
1C – 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 – 21	Basic SSB							
22	Storage control type (x‘06’ : Cache DKC)							
23	Count							
24	Device address							
25	Device type							
26	Content (x‘6’)				Format (x‘3’)			
27	Operation byte of LR/LRE command parameter							
28	Auxiliary byte of LR/LRE command parameter							
29	Byte 2 for LR/LRE command							
2A – 2F	Reserved							
30	Sector number to re-execute the LR command							
31 – 32	TLF for LR/LRE command							
33	Operation byte = 0x3F : LRE External operation byte others : Reserved							
34 – 35	SSID (Low) of self subsystem							
36 – 37	Exception code (x‘08C1’)							
38	Log and message control (x‘05’)							
39	Program action code (x‘10’)							
3A – 3B	Configuration information							
3C	Not used (x‘01’)							
3D – 3E	Cylinder address							
3F	Head address							

Search parameter of LR command (CCHHR)
or
Record ID of re-execution command (R)

Copyright © 2007, Hitachi, Ltd.

Byte0D : Bit1 = 1 & Byte36-37 = 08C1 (Machine Condition Exception) (2/2)



Copyright © 2007, 2008, Hitachi, Ltd.

Byte0D : Bit1 = 1 & Byte36-37 = 0212 (Command Sequence Exception: Incomplete Domain) (1/2)

	0	1	2	3	4	5	6	7
00 — 05	Time stamp							
06	Format Message							
07	PCB type		Processor ID (Note)					
08 09	System error code							
0A 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 17	SSB log number							
18 19	Related failure log number							
1A 1B	Related SIM log number							
1C 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 21	Basic SSB							
22	Storage control type (x‘06’ : Cache DKC)							
23	Count							
24	Device address							
25	Device type							
26	Content (x‘6’)				Format (x‘4’)			
27	Operation byte of LR/LRE command parameter							
28	Extension operation byte of LR/LRE command parameter							
29 2A 2B 2C 2D	Head address of extent (DX command parameter)							
2E 2F 30 31 32 33	Path group ID (byte 1 to 7 of the ID by the last Set Path Group ID command)							
34 35	SSID (Low) of self subsystem							
36 37	Exception code (x‘0212’)							
38	Log and message control (x‘05’)							
39	Program action code (x‘10’)							
3A 3B	Configuration information							
3C	Not used (x‘01’)							
3D 3E	Cylinder address							
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte0D : Bit1 = 1 & Byte36-37 = 0212 (Command Sequence Exception: Incomplete Domain) (2/2)



Copyright © 2007, 2008, Hitachi, Ltd.

Byte0D : Bit1 = 1 & Byte36-37 = 4XXX (Data exception) (1/3)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	PCB type		Processor ID (Note)					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22	Storage control type (x‘06’ : Cache DKC)							
23	Count							
24	Device address							
25	Device type (x‘24’ : DKU87I-3)							
26	Content				Format (x‘1’)			
27	Sector number (*1)							
28	Cylinder address (*1)							
29								
2A	Head address (*1)							
2B								
2C	Record number (*1)							
2D	Error displacement (*1)							
2E								
2F	Drive serial number (x‘0C’) +							
30	(x‘24’) +							
31	(DKU sequence number)							
32								
33								
34	SSID of self subsystem							
35								
36	Exception class (x‘4’)				Message (*2)			
37	Correction flag (*3)							
38	Log and message control (x‘08’)							
39	Program action code (x‘91’)							
3A	Configuration information							
3B								
3C	Not used (x‘01’)							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte0D : Bit1 = 1 & Byte36-37 = 4XXX (Data exception) (2/3)

	0	1	2	3	4	5	6	7
40		Causal Key code						
41		Causal Format/Message						
42		Causal Module ID						
43		Causal Routine ID						
44		VDEV number, slot number						
45								
46								
47								
48		Slot status						
49								
4A								
4B								
4C		Staging bit map/Dirty bit map						
4D								
4E								
4F								
50		Current sub block number						
51		EXIT flag (*4)						
52		Slot failure information (*5)						
53		Obtained information flat (*6)						
54		Head sub block number for HIT/MISS decision + Remain sub block count						
55		(when byte36 is x‘40/41/42/43’) / PACC in CBUF (when byte36 is x‘45’)						
56		Not used (when byte36 is x‘40/41/42/43’) /						
57		PAHF in CBUF (when byte36 is x‘45’)						
58		Not used (when byte36 is x‘40/41/42/43’) /						
59		Current CC in JCB (when byte36 is x‘45’)						
5A		Not used (when byte36 is x‘40/41/42/43’) /						
5B		Current HH in JCB (when byte36 is x‘45’)						
5C								
		Reserved						
7F								

*1: Not determined for occurrence in HA or RO

*2: Contents of message
- x‘0’ : Data check in HA field
- x‘1’ : Data check in C field
- x‘2’ : Data check in K field
- x‘3’ : Data check in D field
- x‘4’ : Missing SYNC byte in HA field
- x‘5’ : Missing SYNC byte in C field (PA error)
- x‘6’ : Missing SYNC byte in K field
- x‘7’ : Missing SYNC byte in D field
- x‘8’ : Not used
- x‘9’ : Missing AM during retry
- x‘A’ to x‘F’ : Not used

*3: Contents of correction flag
- Bits 0 and 1 : ECC correction bit
  - 10 : Correctable (Recovered)
  - 11 : Uncorrectable
- Bit 2 : offset active
- Bits 3 to 7 : Not used

Copyright © 2007, Hitachi, Ltd.

Byte0D : Bit1 = 1 & Byte36-37 = 4XXX (Data exception) (3/3)

*4: EXIT flag
- x‘08’ : CHL I/F CHK2 time over
- x‘0D’ : EOF
- x‘0E’ : DSB = 0E requested
- x‘0F’ : Logical error
- x‘1E’ : Make sense only
- x‘1F’ : Logical error (make sense only)
- x‘30’ : Selective reset requested
- x‘40’ : ‘Staging’ requested
- x‘41’ : ‘Waiting free segment’ requested
- x‘42’ : ‘Time over of waiting for staging’ requested
- x‘43’ : ‘Staging for PA mismatch’ requested
- x‘45’ : ‘Destaging’ requested
- x‘46’ : ‘High priority destaging’ requested
- x‘47’ : ‘Pseud-through process’ requested
- x‘4B’ : ‘DSB = 4E retry’ requested (data transfer)
- x‘4E’ : ‘DSB = 4E retry’ requested (DSB = 4E retry)
- x‘4F’ : STG requested (Read or STG in progress)

*5: Slot failure
- x‘80’ : Sector write error
- x‘40’ : Sector read error
- x‘20’ : ECC/LRC error
- x‘10’ : Incomplete data
- x‘08’ : No decision

*6: Obtained information flag
- bit0-1 : Block type
  - 00 : Data block
  - 01 : HA/RO block
  - 10 : Bit map block
- bit2-3 : Side
  - 00 : Cache write side
  - 01 : NVS write side
  - 10 : Cache read side
- bit4 : Segment
  - 0 : No segment
  - 1 : Segment exist
- bit5-7 : Reserved

Copyright © 2007, 2008, Hitachi, Ltd.

Byte36 = 6F (Subsystem Information) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	PCB type		Processor ID (Note)					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22	Storage control type (x‘06’ : Cache DKC)							
23	Command overrun threshold exceeded							
24	Device address							
25	Device type							
26	Unit flag	DEV ADR V	TRK ADR V	Unused (0)	Format (x‘1’)			
27	Data overrun threshold exceeded							
28	Seek count							
29								
2A	Drive serial number (x‘0C’) +							
2B	(x‘24’) +							
2C	(DKU sequence number)							
2D								
2E								
2F	DKC serial number (x‘0C’) +							
30	(x‘24’) +							
31	(x‘00’) +							
32	(DKC sequence number : high) +							
33	(DKC sequence number : low)							
34	SSID of self subsystem							
35								
36	Exception code (x‘6FXY’) Y : 0 : Statistics/RRBL command, 2 : Channel data overrun							
37	X : For serial CHL : LCP#, For parallel CHL : CHL#							
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Read/search byte count							
3D								
3E								
3F								

Copyright © 2007, Hitachi, Ltd.

Byte36 = 6F (Subsystem Information) (2/2)



Copyright © 2007, 2008, Hitachi, Ltd.

Byte36 : Bit0-3 = D & Byte26 : Bit4-7 = 1 & Byte27 : Bit0-2 = 7 & Byte40 : Bit7 = 0 (FPC Detected Failure : DSP) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format ID							
07	PCB type		MP number					
08	System error code							
09	(Return Code : Low 2 Byte)							
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPT	ECKD32	SRAID	RCOPY	SEPARATE	HST REP	HST REP	EXPLS
0E	LDEV#VL	PDEV#VL	SSB#VL	LOG#VL	SIM#VL	RSSB#VL	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22	Storage control type (x‘06’ : Cache DKC)							
23	Count							
24	Device address							
25	Device type							
26	Unit flag	DEV ADR V	TRK ADR V	0		Format (x‘1’)		
27	Type code (‘111’ : FPC Detected Failure)					0		
28	Not used							
29	Not used							
2A	SCSI command code (See SSBLOG05-4930)							
2B	Not used							
2C	Module ID							
2D	Routine ID							
2E	Not used							
2F	Drive serial number (x‘0C24’) + (DKU sequence number)							
30	This information is not fixed until DKC reports SSB to HOST.							
31								
32								
33								
34	SSID of self subsystem							
35								
36	Exception code (x‘DYZZ’) Y : CDEV number ZZ : RDEV number							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Message code							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte36 : Bit0-3 = D & Byte26 : Bit4-7 = 1 & Byte27 : Bit0-2 = 7 & Byte40 : Bit7 = 0 (FPC Detected Failure : DSP) (2/2)

	0	1	2	3	4	5	6	7
40	SSB edit format form (x‘00’)							
41	Not used							
42	CDB							
4B								
4C	(x‘AB’)							
4D	(x‘CD’)							
4E	CMD BLK number							
4F	Data transfer end flag							
50	I/O status							
51								
52	PDEV status							
53								
54	LOOP status							
55								
56								
57								
58	Frame Manager status							
59								
5A								
5B								
5C	TL status							
5D								
5E								
5F								
60	IO issued status 1							
61								
62	IO issued status 2							
63								
64	Not used							
65								
66								
67								
68	JOB require info							
69								
6A								
6B								
6C	Data transfer status							
6D								
6E								
6F								
70	Not used							
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte36 : Bit0-3 = D & Byte26 : Bit4-7 = 1 & Byte27 : Bit0-2 = 7 & Byte40 : Bit7 = 1 (FPC Detected Failure : FBP) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format ID							
07	PCB type		MP number					
08	System error code							
09	(Return Code : Low 2 Byte)							
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPT	ECKD32	SRAID	RCOPY	SEPARATE	HST REP	HST REP	EXPLS
0E	LDEV#VL	PDEV#VL	SSB#VL	LOG#VL	SIM#VL	RSSB#VL	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22	Storage control type (x‘06’)							
23	Count							
24	Device address							
25	Device type							
26	Unit flag	DEV ADR V	TRK ADR V	0		Format (x‘1’)		
27	Type code (‘111’ : FPC Detected Failure)					0		
28	Internal Failure Part							
29								
2A	Not used							
2B	Not used							
2C	Module ID							
2D	Routine ID							
2E	Not used							
2F	Drive serial number (x‘0C24’) + (DKU sequence number)							
30	This information is not fixed until DKC reports SSB to HOST.							
31								
32								
33								
34	SSID of self subsystem							
35								
36	Exception code (x‘DYZZ’) Y : CDEV number ZZ : RDEV number							
37								
38	Log and message control (x‘00’)							
39	Program action code (x‘00’)							
3A	Configuration information							
3B								
3C	Message code							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte36 : Bit0-3 = D & Byte26 : Bit4-7 = 1 & Byte27 : Bit0-2 = 7 & Byte40 : Bit7 = 1 (FPC Detected Failure : FBP) (2/2)

	0	1	2	3	4	5	6	7
40	SSB edit format form (x'01')							
41	Not used							
42								
43								
44	ERQ index							
45								
46								
47								
48	IMQ index							
49								
4A								
4B								
4C	IO request information							
4D								
4E								
4F								
50	FPC Config/Control register							
51								
52								
53								
54	FPC Status register							
55								
56								
57								
58	FM Configuration register							
59								
5A								
5B								
5C	FM Status register							
5D								
5E								
5F								
60	FM Link Status 1 register							
61								
62								
63								
64	FM Link Status 2 register							
65								
66								
67								
68	FCA register 1							
69								
6A								
6B								
6C	FCA register 2							
6D								
6E								
6F								
70	FPC PCI register							
71								
72	AL_PA							
73								
74	FPC Config Command							
75								
76								
77								
78	Fibre status							
79								
7A								
7B								
7C	Fibre error count							
7D								
7E								
7F								

Copyright © 2007, Hitachi, Ltd.

SCSI command code

Code	Command name
00	TEST UNIT READY
03	REQUEST SENSE
04	FORMAT UNIT
07	REASSIGN BLOCKS
12	INQUIRY
15	MODE SELECT
1A	MODE SENSE
1B	START/STOP UNIT
1C	RECEIVE DIAGNOSTIC RESULT
1D	SEND DIAGNOSTIC
28	READ (EXTEND)
2A	WRITE (EXTEND)
2E	WRITE AND VERIFY
3B	WRITE BUFFER

Copyright © 2007, 2008, Hitachi, Ltd.

Byte36 : Bit0-3 = D & Byte26 : Bit4-7 = 1 & Byte27 : Bit0-2 = 0 (Drive Detected Failure : DSP) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format ID							
07	PCB type		MP number					
08	System error code							
09	(Return Code : Low 2 Byte)							
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPT	ECKD32	SRAID	RCOPY	SEPARATE	HST REP	HST REP	EXPLS
0E	LDEV#VL	PDEV#VL	SSB#VL	LOG#VL	SIM#VL	RSSB#VL	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22	Storage control type (x‘06’)							
23	Count							
24	Device address							
25	Device type							
26	Unit flag	DEV ADR V	TRK ADR V	0		Format (x‘1’)		
27	Type code (‘000’ : Driver Detected Failure)			0		Sense key		
28	Additional Sense Code							
29	Additional Sense Code Qualifier							
2A	SCSI command code							
2B	Not used							
2C	Module ID							
2D	Routine ID							
2E	Not used							
2F	Drive serial number (x‘0C24’) + (DKU sequence number)							
30	This information is not fixed until DKC reports SSB to HOST.							
31								
32								
33								
34	SSID of self subsystem							
35								
36	Exception code (x‘EYZZ’) Y : CDEV number ZZ : RDEV number							
37								
38	Log and message control (x‘08’)							
39	Program action code (x‘92’)							
3A	Configuration information							
3B								
3C	Message code							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte36 : Bit0-3 = D & Byte26 : Bit4-7 = 1 & Byte27 : Bit0-2 = 0 (Drive Detected Failure : DSP) (2/2)

	0	1	2	3	4	5	6	7
40	Not used							
41								
42	CDB							
4B								
4C	Not used							
53								
54	SCSI extend sense data							
73								
74	Error LBA number							
75								
76								
77								
78	Logical LBA number							
79								
7A								
7B								
7C	Physical LBA number							
7D								
7E								
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte36 : Bit0-3 = E & Byte2C : Bit0-7 ≠ 5X/6X (Drive Detected Failure : DSP) (1/2)

	0	1	2	3	4	5	6	7
00 — 05	Time stamp							
06	Format ID							
07	PCB type		MP number					
08 — 09	System error code (Return Code : Low 2 Byte)							
0A — 0B	JCB#							
0C	REQ ID							
0D	24CMPT	ECKD32	SRAID	RCOPY	SEPARATE	HST REP	HST REP	EXPLS
0E	LDEV#VL	PDEV#VL	SSB#VL	LOG#VL	SIM#VL	RSSB#VL	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 — 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 — 17	SSB log number							
18 — 19	Related failure log number							
1A — 1B	Related SIM log number							
1C — 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 — 21	Basic SSB							
22	Storage control type (x‘06’)							
23	Count							
24	Device address							
25	Device type							
26	Unit flag	DEV ADR V	TRK ADR V	0		Format (x‘1’)		
27	Type code (‘000’ : Driver Detected Failure)			0		Sense key		
28	Additional Sense Code							
29	Additional Sense Code Qualifier							
2A	SCSI command code							
2B	Not used							
2C	Module ID (≠ 5X/6X)							
2D	Routine ID							
2E	Not used							
2F — 33	Drive serial number (x‘0C24’) + (DKU sequence number) This information is not fixed until DKC reports SSB to HOST.							
34 — 35	SSID of self subsystem							
36 — 37	Exception code (x‘EYZZ’) Y : CDEV number ZZ : RDEV number							
38	Log and message control (x‘08’)							
39	Program action code (x‘92’)							
3A — 3B	Configuration information							
3C	Message code							
3D — 3E	Cylinder address							
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte36 : Bit0-3 = E & Byte2C : Bit0-7 ≠ 5X/6X (Drive Detected Failure : DSP) (2/2)

	0	1	2	3	4	5	6	7
40	Not used							
41								
42	CDB							
4B								
4C	Not used							
53								
54	SCSI extend sense data							
73								
74	Error LBA number							
75								
76								
77								
78	Logical LBA number							
79								
7A								
7B								
7C	Physical LBA number							
7D								
7E								
7F								

Copyright © 2007, 2008, Hitachi, Ltd.

Byte36 = E0 & Byte2C = 5X/6X & Byte20 : Bit3 = 1 (LDEV blockade/Pin VOL detected/Write inhibited) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	PCB type		Processor ID (Note)					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22	Storage control type (x‘06’ : Cache DKC)							
23	Count							
24	Device address							
25	Device type							
26	Unit flag	DEV ADR V	TRK ADR V	Not used		Format (x‘1’)		
27	Type code (b‘000’)			Not used		Not used		
28	Ready	Enable	SSB pending		Not used			
29	Not used							
2A	M.M. RSV	PIN VOL	Write INH		Not used			
2B	Not used							
2C	Module ID (*1)							
2D	Routine ID (*1)							
2E	Not used							
2F	Drive serial number (x‘0C’) + (x‘24’) + (DKU sequence number)							
30								
31								
32								
33								
34	SSID of self subsystem							
35								
36	Exception code (x‘E000’)							
37								
38	Log and message control (x‘08’)							
39	Program action code (x‘92’)							
3A	Configuration information							
3B								
3C	Message code							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte36 = E0 & Byte2C = 5X/6X & Byte20 : Bit3 = 1 (LDEV blockade/Pin VOL detected/Write inhibited) (2/2)



*1: Module ID·Routine ID

x‘5011/501C/5202’	: LDEV blockade
x‘501A/501B’	: Pin VOL detected
x‘6605/6697/6705/6784/6805/6853/6909/6953’	: Write inhibited

Copyright © 2007, 2008, Hitachi, Ltd.

Byte36-37 = E210 & Byte 2C = 5X/6X & Byte20 : Bit1 = 1 (Intervention requested : LDEV not ready) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	PCB type		Processor ID (Note)					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB							
21								
22	Storage control type (x‘06’ : Cache DKC)							
23	Count							
24	Device address							
25	Device type							
26	Unit flag	DEV ADR V	TRK ADR V	Not used		Format (x‘2’)		
27	Type code (b‘000’)			Not used		Not used		
28	Ready	Enable	SSB PEND	0	0	0	0	0
29	x‘00’							
2A	M.M RSV	PIN VOL	0	0	0	0	0	0
2B	Host type	DKC type	0	0		DKU type		
2C	Module ID•Routine ID							
2D	(x‘501C/5202’ : LDEV not ready)							
2E	Command code							
2F	Drive serial number (x‘0C’) +							
30	(x‘24’) +							
31	(DKU sequence number)							
32								
33								
34	SSID of self subsystem							
35								
36	Exception code (x‘E210’)							
37								
38	Log and message control (x‘01’)							
39	Program action code (x‘02’)							
3A	Configuration information							
3B								
3C	Message code							
3D	Cylinder address							
3E								
3F	Head address							

Copyright © 2007, Hitachi, Ltd.

Byte36-37 = E210 & Byte 2C = 5X/6X & Byte20 : Bit1 = 1 (Intervention requested : LDEV not ready) (2/2)



Copyright © 2007, 2008, Hitachi, Ltd.

Byte26 : Bit4-7 = F & Byte3C = F1 (DKC SIM) (1/3)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	PCB type		Processor ID (Note)					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB*							
21								
22	Storage control type (x‘06’ : Cache DKC)*							
23	Count (x‘00’)*							
24	Device address*							
25	Device type*							
26	Content (*1)				Format (x‘F’)			
27	SIM sense record ID (x‘E0’)							
28	Range subject to the error (*2)				Range affected by repair (*3)			
29	Failure level (*4)		Failure SPs (*5)	SPs in SSID (*6)	Failure SSIDs (*7)	Affected SSIDs (*8)	Status (*9)	0
2A	Resent SIM (*10)	‘0000000’						
2B	Hardware level (*11)							
2C								
2D	Isolation code (*12)							
2E	SSB ID (*13)	SIM sequence number						SVP ID (*14)
2F	DKC serial number (x‘0C’) +							
30	(x‘24’) +							
31	(x‘00’) +							
32	(DKC sequence number : high) +							
33	(DKC sequence number : low)*							
34	SSID of self subsystem							
35								
36	Exception code (See “Reference code” table)							
37								
38	Log and message control (*15)*							
39	Program action code (x‘10’)*							

*: This information is not fixed until DKC reports SIM to HOST.

Copyright © 2007, Hitachi, Ltd.

Byte26 : Bit4-7 = F & Byte3C = F1 (DKC SIM) (2/3)

	0	1	2	3	4	5	6	7
3A	Dual frame	EDCC mode	0	0	NONSYNC operation	Serial channel	Report output	Permanent path ERR *
3B	32Byte SSB (0)	0	0	0	0	Extended path	Storage path number *	
3C	SIM message code (x‘F1’)							
3D	Affected SSID*							
3E								
3F	Not used							
40	Not used							
7F								

*: This information is not fixed until DKC reports SIM to HOST.

*1: Content
bit0 : Serial number valid (0:Invalid, 1:Valid)
bit1 : Device address valid (0:Invalid, 1:Valid)
bit2 : Track address valid (0:Invalid, 1:Valid)
bit3 : Not used (0)

*2: Range subject to the error
x‘0’ : Not used
x‘1’ : Error range not known
x‘2’ : SP error
x‘3’ : CHL-I error
x‘4’ : Not affect performance
x‘5 ~ F’ : Not used

*3: Range affected by repair
x‘0’ : Not used
x‘1’ : Repair range not known
x‘2’ : Repair dose not affect performance
x‘3’ : SP disabled during repair
x‘4’ : SSID disabled during repair
x‘5 ~ F’ : Not used

*4: Failure level
00 : Service Alert
01 : Moderate Alert
10 : serious Alert
11 : Acute Alert

*5: Failure SPs
0 : 1SP
1 : 2SP

*6: SPs in SSID
0 : 2SP
1 : 4SP

*7: Failure SSIDs
0 : 1SSID
1 : 2SSID

*8: Affected SSIDs
0 : 1SSID
1 : 2SSID

*9: Status
0 : Reduction
1 : Stop

*10: Resent SIM
0 :Unresent SIM
1 : Resent SIM

Copyright © 2007, Hitachi, Ltd.

Byte26 : Bit4-7 = F & Byte3C = F1 (DKC SIM) (3/3)

*11: Hardware level

① When bit 0 is 0.

Bit 1 : Not used
Bit 2-3 : SP number
Bit 4-5 : CHLs PER CLUSTER
00 : 4
01 : 8
10 : Not used
10 : Not used
11 : Not used
Bit 6 : NVS
0 : Without NVS
1 : With NVS
Bit 8-10 : Cache size
000 : Non cache
001 : 256MB
010 : 512MB
011 : 768MP
100 : 1024MB
101 : 1280MB
110 : 1536MB
111 : Over 1536MB
Bit 11-13 : Cluster hardware level (‘000’)
Bit 14-15 : Cache/NVS hardware level (‘000’)

② When bit 0 is 1.

Bit 1 : Not used
Bit 2-3 : SP number
Bit 4-5 : CHLs per cluster
0000 : Parallel = 4, serial = 0
0001 : Parallel = 8, serial = 0
0010 : Parallel = 4, serial = 2
0100 : Parallel = 4, serial = 4
0110 : Parallel = 0, serial = 2
1000 : Parallel = 0, serial = 4
1010 : Parallel = 0, serial = 8
1100 : Parallel = 0, serial = 6
Bit 8 : Dual frame
0 : Dual frame
1 : Single frame
Bit 9-11 : Cache size
000 : Non cache
001 : 256MB
010 : 512MB
011 : 768MB
100 : 1024MB
101 : 1280MB
110 : 1536MB
111 : Over 1536MB
Bit 12-13 : Cluster hardware level (‘00’)
Bit 14-15 : Cache/NVS hardware level (‘00’)

*12: Isolation code

Byte 2D ≠ x‘00’ : Byte 36 and 37 are a symptom code.
Byte 2D = x‘00’ : Byte 36 and 37 are a symptom code.
This byte is byte 2 of the isolation code.

*13: SSB ID

0 : SVP
1 : SP

*14: SVP ID

0 : SVP1
1 : SVP2

*15: Log and message control

bit 0-2 : Not used
bit 3 : Log mode (0)
bit 4-5 : Logging action
00 :Don’t log
01 : Unconditional log
10 : Log only once
11 : Log only if persistent
bit 6-7 : Operator message
00 : No message
01 : Unconditional message
10 : Send only once
11 : Send only if persistent

Copyright © 2007, 2008, Hitachi, Ltd.

Byte26 : Bit4-7 = F & Byte3C = F2 (CACHE SIM) (1/3)

	0	1	2	3	4	5	6	7
00 – 05	Time stamp							
06	Format Message							
07	PCB type		Processor ID (Note)					
08 – 09	System error code							
0A – 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0		RCU#		
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 – 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 – 17	SSB log number							
18 – 19	Related failure log number							
1A – 1B	Related SIM log number							
1C – 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 – 21	Basic SSB*							
22	Storage control type (x‘06’ : Cache DKC)*							
23	Count (x‘00’)*							
24	Device address*							
25	Device type*							
26	Content (*1)				Format (x‘F’)			
27	SIM sense record ID (x‘E0’)							
28	Range subject to the error (*2)				Range affected by repair (*3)			
29	Failure level (*4)		Failure SPs (*5)	SPs in SSID (*6)	Failure SSIDs (*7)	Affected SSIDs (*8)	Status (*9)	0
2A	Resent SIM (*10)	‘0000000’						
2B – 2C	Hardware level (*11)							
2D	Isolation code (*12)							
2E	SSB ID (*13)	SIM sequence number						SVP ID (*14)
2F – 33	DKC serial number (x‘0C’) + (x‘24’) + (x‘00’) + (DKC sequence number : high) + (DKC sequence number : low)*							
34 – 35	SSID of self subsystem							
36 – 37	Exception code (See “Reference code” table)							
38	Log and message control (*15)*							
39	Program action code (x‘10’)*							

*: This information is not fixed until DKC reports SIM to HOST.

Copyright © 2007, Hitachi, Ltd.

Byte26 : Bit4-7 = F & Byte3C = F2 (CACHE SIM) (2/3)

	0	1	2	3	4	5	6	7
3A	Dual frame	EDCC mode	0	0	NONSYNC operation	Serial channel	Report output	Permanent path ERR *
3B	32Byte SSB (0)	0	0	0	0	Extended path	Storage path number *	
3C	SIM message code (x‘F1’)							
3D	Affected SSID*							
3E								
3F	Not used*							
40	Not used							
7F								

*: This information is not fixed until DKC reports SIM to HOST.

*1: Content
bit0 : Serial number valid (0:Invalid, 1:Valid)
bit1 : Device address valid (0:Invalid, 1:Valid)
bit2 : Track address valid (0:Invalid, 1:Valid)
bit3 : Not used (0)

*2: Range subject to the error
x‘0’ : Not used
x‘1’ : Error range not known
x‘2’ : SP error
x‘3’ : CHL-I error
x‘4’ : Not affect performance
x‘5 ~ F’ : Not used

*3: Range affected by repair
x‘0’ : Not used
x‘1’ : Repair range not known
x‘2’ : Repair dose not affect performance
x‘3’ : SP disabled during repair
x‘4’ : SSID disabled during repair
x‘5 ~ F’ : Not used

*4: Failure level
00 : Service Alert
01 : Moderate Alert
10 : serious Alert
11 : Acute Alert

*5: Failure SPs
0 : 1SP
1 : 2SP

*6: SPs in SSID
0 : 2SP
1 : 4SP

*7: Failure SSIDs
0 : 1SSID
1 : 2SSID

*8: Affected SSIDs
0 : 1SSID
1 : 2SSID

*9: Status
0 : Reduction
1 : Stop

*10: Resent SIM
0 :Unresent SIM
1 : Resent SIM

Copyright © 2007, Hitachi, Ltd.

Byte26 : Bit4-7 = F & Byte3C = F2 (CACHE SIM) (3/3)

*11: Hardware level

① When bit 0 is 0.

Bit 1 : Not used
Bit 2-3 : SP number
Bit 4-5 : CHLs PER CLUSTER
00 : 4
01 : 8
10 : Not used
10 : Not used
11 : Not used
Bit 6 : NVS
0 : Without NVS
1 : With NVS
Bit 8-10 : Cache size
000 : Non cache
001 : 256MB
010 : 512MB
011 : 768MP
100 : 1024MB
101 : 1280MB
110 : 1536MB
111 : Over 1536MB
Bit 11-13 : Cluster hardware level (‘000’)
Bit 14-15 : Cache/NVS hardware level (‘000’)

② When bit 0 is 1.

Bit 1 : Not used
Bit 2-3 : SP number
Bit 4-5 : CHLs per cluster
0000 : Parallel = 4, serial = 0
0001 : Parallel = 8, serial = 0
0010 : Parallel = 4, serial = 2
0100 : Parallel = 4, serial = 4
0110 : Parallel = 0, serial = 2
1000 : Parallel = 0, serial = 4
1010 : Parallel = 0, serial = 8
1100 : Parallel = 0, serial = 6
Bit 8 : Dual frame
0 : Dual frame
1 : Single frame
Bit 9-11 : Cache size
000 : Non cache
001 : 256MB
010 : 512MB
011 : 768MB
100 : 1024MB
101 : 1280MB
110 : 1536MB
111 : Over 1536MB
Bit 12-13 : Cluster hardware level (‘00’)
Bit 14-15 : Cache/NVS hardware level (‘00’)

*12: Isolation code

Byte 2D ≠ x‘00’ : Byte 36 and 37 are a symptom code.
Byte 2D = x‘00’ : Byte 36 and 37 are a symptom code.
This byte is byte 2 of the isolation code.

*13: SSB ID

0 : SVP
1 : SP

*14: SVP ID

0 : SVP1
1 : SVP2

*15: Log and message control

bit 0-2 : Not used
bit 3 : Log mode (0)
bit 4-5 : Logging action
00 :Don’t log
01 : Unconditional log
10 : Log only once
11 : Log only if persistent
bit 6-7 : Operator message
00 : No message
01 : Unconditional message
10 : Send only once
11 : Send only if persistent

Copyright © 2007, 2008, Hitachi, Ltd.

Byte26 : Bit4-7 = F & Byte3C = FE (Device SIM) (1/2)

	0	1	2	3	4	5	6	7
00 — 05	Time stamp							
06	Format Message							
07	PCB type		Processor ID (Note)					
08 09	System error code							
0A 0B	JCB#							
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12 13	LDEV# low (LDEV# in Logical DKC)							
14	CDEV#							
15	RDEV#							
16 17	SSB log number							
18 19	Related failure log number							
1A 1B	Related SIM log number							
1C 1D	Related SSB log number							
1E	(Reserved)							
1F	SCB							
20 21	Basic SSB*							
22	Storage control type (x‘06’ : Cache DKC)*							
23	Count (x‘00’)*							
24	Device address*							
25	Device type*							
26	Content (*1)				Format (x‘F’)			
27	SSB ID (*2)	SIM sequence number						SVP ID (*3)
28	Device exception (x‘1’)				Service message (x‘1’ : Action, x‘C’ : No action)			
29	Failure level (*4)		‘000000’					
2A	Resent SIM (*5)	‘0000000’						
2B	Exception class FRU list code (x‘80’)							
2C	Hardware and microcode corequisite indicator (x‘01’)							
2D	Device address (See reference code)							
2E	Action flag (x‘05’)							
2F 30 31 32 33	Drive serial number* (x‘0C’) + (x‘24’) + (DKU sequence number)							
34 35	SSID of self subsystem							
36 37	Exception code (See “Reference code” table)							
38	Log and message control (*6)*							
39	Program action code (x‘10’)*							

*: This information is not fixed until DKC reports SIM to HOST.

Copyright © 2007, Hitachi, Ltd.

Byte26 : Bit4-7 = F & Byte3C = FE (Device SIM) (2/2)

	0	1	2	3	4	5	6	7
3A	Dual frame	EDCC mode	0	0	NONSYNC operation	Serial channel	Report output	Permanent path ERR *
3B	32Byte SSB (0)	0	0	0	0	Extended path	Storage path number *	
3C	SIM message code (x'FE')							
3D	Affected SSID*							
3E								
3F	Not used*							
40	Not used							
|								
7F								

*: This information is not fixed until DKC reports SIM to HOST.

*1: Content
bit0 : Serial number valid (0:Invalid, 1:Valid)
bit1 : Device address valid (0:Invalid, 1:Valid)
bit2 : Track address valid (0:Invalid, 1:Valid)
bit3 : Not used (0)

*2: SSB ID
0 : SVP
1 : SP

*3: SVP ID
0 : SVP1
1 : SVP2

*4: Failure level
00 : Service Alert
01 : Moderate Alert
10 : serious Alert
11 : Acute Alert

*5: Resent SIM
0 : Unresent SIM
1 : Resent SIM

*6: Log and message control
bit 0-2 : Not used
bit 3 : Log mode (0)
bit 4-5 : Logging action
00 : Don't log
01 : Unconditional log
10 : Log only once
11 : Log only if persistent

bit 6-7 : Operator message
00 : No message
01 : Unconditional message
10 : Send only once
11 : Send only if persistent

Copyright © 2007, 2008, Hitachi, Ltd.

Byte26 : Bit4-7 = F & Byte3C = FF (Media SIM) (1/2)

	0	1	2	3	4	5	6	7
00	Time stamp							
05								
06	Format Message							
07	PCB type		Processor ID (Note)					
08	System error code							
09								
0A	JCB#							
0B								
0C	REQ ID							
0D	24CMPAT	ECKD32	SCSI-RAID	RCOPY	SEPARATE	Host report	SVP report	Force log
0E	LDEV#VLD	PDEV#VLD	SSB#VLD	LOG#VLD	SIM#VLD	RSSB#VLD	0	0
0F	SEMI-SYNC	RCU SIM	0	0	RCU#			
10	JCB ID							
11	LDEV# high (Logical DKC#)							
12	LDEV# low (LDEV# in Logical DKC)							
13								
14	CDEV#							
15	RDEV#							
16	SSB log number							
17								
18	Related failure log number							
19								
1A	Related SIM log number							
1B								
1C	Related SSB log number							
1D								
1E	(Reserved)							
1F	SCB							
20	Basic SSB*							
21								
22	Storage control type (x‘06’ : Cache DKC)*							
23	Count (x‘00’)*							
24	Device address*							
25	Device type*							
26	Content (*1)				Format (x‘F’)			
27	SSB ID (*2)	SIM sequence number						SVP ID (*3)
28	Device exception (x‘1’)				Service message (x‘1’)			
29	Failure level (*4)		Media maintenance procedure number (Correctable : x‘07’, Uncorrectable : x‘05’)					
2A	Resent SIM (*5)	‘0000000’						
2B	Exception class FRU list code (x‘80’)							
2C	Hardware and microcode corequisite indicator (x‘01’)							
2D	Device address (See reference code)							
2E	Action flag (Correctable : x‘87’ , Uncorrectable : x‘85’)							
2F	Drive serial number* (x‘0C’) +							
30	(x‘24’) +							
31	(DKU sequence number)							
32								
33								
34	SSID of self subsystem							
35								
36	Exception code (See “Reference code” table)							
37								
38	Log and message control (*6’)*							
39	Program action code (x‘10’)*							

*: This information is not fixed until DKC reports SIM to HOST.

Copyright © 2007, Hitachi, Ltd.

Byte26 : Bit4-7 = F & Byte3C = FF (Media SIM) (2/2)

	0	1	2	3	4	5	6	7
3A	Dual frame	EDCC mode	0	0	NONSYNC operation	Serial channel	Report output	Permanent path ERR *
3B	32Byte SSB (0)	0	0	0	0	Extended path	Storage path number *	
3C	SIM message code (x'FF')							
3D	Cylinder address*							
3E								
3F	Head address*							
40 | | 7F	Not used							

*: This information is not fixed until DKC reports SIM to HOST.

*1: Content
bit0 : Serial number valid (0:Invalid, 1:Valid)
bit1 : Device address valid (0:Invalid, 1:Valid)
bit2 : Track address valid (0:Invalid, 1:Valid)
bit3 : Not used (0)

*2: SSB ID
0 : SVP
1 : SP

*3: SVP ID
0 : SVP1
1 : SVP2

*4: Failure level
00 : Service Alert
01 : Moderate Alert
10 : serious Alert
11 : Acute Alert

*5: Resent SIM
0 : Unresent SIM
1 : Resent SIM

*6: Log and message control
bit 0-2 : Not used
bit 3 : Log mode (0)
bit 4-5 : Logging action
00 : Don't log
01 : Unconditional log
10 : Log only once
11 : Log only if persistent

bit 6-7 : Operator message
00 : No message
01 : Unconditional message
10 : Send only once
11 : Send only if persistent