



**OpenSPARC™**

# OPENSPARC FPGA TRAINING

**Thomas Thatcher**  
Staff Engineer  
OpenSPARC Evangelist  
Sun Microsystems



# Agenda

- FPGA Quick-Start Guide
- OpenSPARC T1 hardware package: Download Contents
- Environment Setup
- Simulation
- Synthesis
- Implementation of an OpenSPARC T1 system on FPGA

# Agenda

- > FPGA Quick-Start Guide
- OpenSPARC T1 hardware package: Download Contents
- Environment Setup
- Simulation
- Synthesis
- Implementation of an OpenSPARC T1 system on FPGA




# OpenSPARC Development Kit Details

- An FPGA kit for OpenSPARC development
  - > Developed by Xilinx and Sun
  - > Manufactured by Digilent Inc.
  - > Commercial interests can directly order from <http://www.digilentinc.com>
- Board based on ML505, but with an XC5VLX110T FPGA
- Kit Includes:
  - > Board, with power supply and 256 MB DRAM
  - > Platform USB download cable
  - > Host to host SATA crossover cable
  - > Compact flash card with OpenSPARC T1 1.6 ace files

# Quick-Start Required Materials

- OpenSPARC FPGA Kit
  - > ML505-V5LX110T Board
  - > Compact Flash Card with OpenSPARC ACE files
- NULL Modem serial cable (RS-232)
- USB/Serial converter (if no physical serial port available)
- Laptop or other computer with USB or Serial port
- Terminal software, such as Hyperterminal




# Quick-Start Setup

- Insert compact flash card into the CF slot on the FPGA board
- Connect serial cable between FPGA board and PC
  - > Use USB/Serial converter if PC does not have a serial port
- Connect the FPGA board power supply





# Quick-Start Setup

- Set DIP switches (SW3) on FPGA Board
  - > Switches 4—8: 10101
    - > Tells the board to load from the compact flash card
  - > Switches 1—3: 000 or 001
    - > Tells the board which file to load:
    - > 000: “Hello World” program
    - > 001: Boot Solaris




# Computer Setup

- Install drivers for USB/Serial converter (if needed)
- Start terminal program and connect to serial port
  - > Find the correct COM port
  - > Terminal Settings:
    - > Bits per second: 9600
    - > Data bits: 8
    - > Parity: None
    - > Stop bits: 1
    - > Flow control: None




# Quick-Start: OpenSolaris Boot

- Turn on the board
- FPGA bit file is loaded into the FPGA
- LEDs will blink while design and software are loaded



← Loading



← Done Loading

# Quick-Start: OpenSolaris Boot

- OpenSPARC processor comes out of reset

```

MBFW_INFO: Uncompressing ram_disk .....
MBFW_INFO: Uncompressed ram_disk
MBFW_INFO: Initializing OpenSPARC T1 DRAM from 0x50100000 to 0x5AF00000
MBFW_INFO: Initialized OpenSPARC T1 DRAM
MBFW_INFO: XIntc interrupt controller initialized.
MBFW_INFO: Ethernet controller initialization completed.
MBFW_INFO: Network controller initialized.
MBFW_INFO: Microblaze firmware initialization completed.

MBFW_INFO: Powering on OpenSPARC T1
''Alive and well ...
Strand start set = 0xf
Total physical mem = 0xae00000
Scrubbing the rest of memory
Number of strands = 0x4
membase = 0x0
memsize = 0x1000000
physmem = 0xae00000
done

```

Four Threads Started



# Quick-Start: OpenSolaris Boot

- At Open Boot PROM (OBP) prompt, type boot command
  - > Boot Default
  - > Boot -mverbose More debugging messages
  - > Boot -m milestone=none Single-user boot (faster)

```

physmem = 0xae00000
done
returned status 0x0
setup everything else
Setting remaining details
Start heart beat for control domain
◀
WARNING: Unable to connect to Domain Service providers
WARNING: Unable to get LDOM Variable Updates
WARNING: Unable to update LDOM Variable

Sun Fire T1000, No Keyboard
Copyright 2007 Sun Microsystems, Inc. All rights reserved.
OpenBoot 4.x.build_122***PROTOTYPE BUILD***, 158 MB memory available, Serial #66
711024.
[ obp #0]
Ethernet address 0:e0:81:5f:2c:ab, Host ID: 83f9edf0.

[0] ok _

```

# Quick-Start: OpenSolaris Login Prompt

- After 30-60 minutes, will see login prompt
  - > Login: root (no password)

```
Sun Fire T1000, No Keyboard
Copyright 2007 Sun Microsystems, Inc. All rights reserved.
OpenBoot 4.x.build_122***PROTOTYPE BUILD***, 158 MB memory available, Serial #66
711024.
[ obp #0]
Ethernet address 0:e0:81:5f:2c:ab, Host ID: 83f9edf0.

{0} ok boot -m milestone=none
Boot device: /virtual-devices/disk@0 File and args: -m milestone=none
SunOS Release 5.11 Version snv_77 64-bit
Copyright 1983-2007 Sun Microsystems, Inc. All rights reserved.
Use is subject to license terms.
WARNING: Time-of-day chip unresponsive; dead batteries?
WARNING: Time of Day clock error: reason [Stalled]. -- Stopped tracking Time Of
Day clock.
Booting to milestone "none".
Requesting System Maintenance Mode
(See /lib/svc/share/README for more information.)
Console login service(s) cannot run

Root password for system maintenance (control-d to bypass):
```

# Quick-Start: OpenSolaris Commands

- Try a few Unix commands:
  - > uname, psrinfo, ls

```

Day clock.
Booting to milestone "none".
Requesting System Maintenance Mode
(See /lib/svc/share/README for more information.)
Console login service(s) cannot run

Root password for system maintenance (control-d to bypass):
single-user privilege assigned to /dev/console.
Entering System Maintenance Mode

Apr 29 16:04:22 su: 'su root' succeeded for root on /dev/console
Sun Microsystems Inc. SunOS 5.11 snv_77 October 2007
# uname -a
SunOS 5.11 snv_77 sun4v sparc SUNW,Sun-Fire-T1000
# psrinfo
0      on-line   since 04/29/2008 16:02:53
1      on-line   since 04/29/2008 16:02:59
2      on-line   since 04/29/2008 16:03:00
3      on-line   since 04/29/2008 16:03:00
# ls
bin          etc          kernel      mnt          proc         tmp
dev          export      lib         opt          sbin        usr
devices     home        lost+found  platform    system      var
# _

```

← OpenSolaris

← Four threads

# Quick-Start: Summary

- OpenSolaris is running on your FPGA board only one hour after the board came out of the box!

# Agenda

- FPGA Quick-Start Guide
- > [OpenSPARC T1 hardware package:](#)      [Download Contents](#)
- Environment Setup
- Simulation
- Synthesis
- Implementation of an OpenSPARC T1 system on FPGA

# OpenSPARC T1 Hardware Package

- Documentation
  - doc/
- Full RTL
  - design/sys/iop
- Simulation scripts & full verification suite
  - verif/env Simulation Environment files
  - verif/diag Test lists and assembly code for tests
- Synthesis scripts (Design Compiler, Synplicity, and XST)
  - design/sys/synopsys Synopsys synthesis scripts
  - design/sys/synplicity Synplicity FPGA synthesis scripts
  - design/sys/xst Xilinx XST synthesis scripts
- Xilinx EDK Project for full system on FPGA
  - design/sys/edk

# RTL Hierarchy

- **Top level block for FPGA implementation**
  - > design/sys/iop/iop\_fpga.v
- **RTL Path**
  - > design/sys/iop/
    - l2b/rtl           Level-2 Cache
    - ccx/rtl           Cache Crossbar
    - ccx2mb/rtl       Cache Crossbar to MicroBlaze adapter
    - fpu/rtl           Floating-Point Unit
    - dram/rtl         DDR2 DRAM controller
- **SPARC Core**
  - > design/sys/iop/sparc/
    - rtl/             Top-level code
    - ifu/rtl          Instruction Fetch Unit – Includes ITLB and I-Cache
    - exu/rtl          Execution Unit
    - lsu/rtl          Load-Store Unit – Includes DTLB and D-Cache
    - ffu/rtl          Floating-Point Front-end – Includes FP register file
    - tlu/rtl          Trap Logic Unit

# Verification Environments

- Core1: Simulate a single SPARC core
  - One SPARC core
  - Level 2 cache
  - Memory Controller
  - Memory model
- Thread1: Simulate one single-thread SPARC core
  - Same as Core 1, except that SPARC core is single thread
- Chip8: Simulate the entire OpenSPARC T1
  - Eight SPARC cores
  - Level 2 Cache
  - I/O Subsystem
  - Memory controller
  - Memory model
- For the netlist (gate level) simulation, use vector playback methodology (provided in DV guide)

# Synthesis Scripts

- Scripts to run a synthesis tool
  - tools/bin/rsyn Run Synopsys Design Compiler
  - tools/bin/rsynp Run Synplicity FPGA Synthesis
  - tools/bin/rxil Run Xilinx XST FPGA synthesis
- Input scripts for the synthesis tools
  - design/sys/synopsys Input scripts for Design Compiler
  - design/sys/synplicity Input scripts for Synplicity
  - design/sys/xst Input scripts for XST
- Example Synthesis command:
  - rsynp sparc Synthesize the SPARC core with Synplicity

# Agenda

- FPGA Quick-Start Guide
- OpenSPARC T1 hardware package: Download Contents
- > Environment Setup
- Simulation
- Synthesis
- Implementation of an OpenSPARC T1 system on FPGA

# Environment Setup

- OpenSPARC package contains several tools and scripts
  - > Need to enable these tools
- Sample environment files:
  - > OpenSPARCT1.bash (For sh, ksh, bash users)
  - > OpenSPARCT1.cshrc (For csh, tcsh users)
  - > Use these files as templates
- Environment variables
  - > DV\_ROOT Set to root directory of OpenSPARC installation
  - > MODEL\_DIR Set to any directory where simulation can be run
  - > Other Variables: Set as shown in example files.

# Agenda

- FPGA Quick-Start Guide
- OpenSPARC T1 hardware package: Download Contents
- Environment Setup
- > Simulation
- Synthesis
- Implementation of an OpenSPARC T1 system on FPGA

# OpenSPARC Verification Environment

- Every test is written as an assembly language program
  - > Must include “hboot.s” for reset code
- The SPARC assembler is run to generate an executable
- The ELF executable is converted to a memory image
  - > Virtual memory tables are added at this point
- The memory image is loaded into the memory model
- The simulation starts with a reset
- An architectural simulator (SAS) runs in lock-step with the RTL, checking the state at the end of each instruction

# Typical Test Flow

- The Reset pin is asserted and the chip is initialized.
- The I/O block sends a Power-On Reset (POR) interrupt to a core (usually core 0, thread 0)
- The core wakes up, and begins fetching from address 0xffff0000020 (POR trap handler in the Boot ROM)
- Reset code will turn on caches, TLBs
- Control will be passed to the user code for the test

# Test Completion

- At the end of the test, code will perform a software trap
- The trap is to one of two locations
  - > GOOD\_TRAP address indicates success
  - > BAD\_TRAP address indicates a problem
  - > NOTE: There are two or three addresses for GOOD\_TRAP and two or three for BAD\_TRAP
    - > User trap table, Supervisor trap table, Hypervisor trap table
- Example:

```
good_end:  
    ta    T_GOOD_TRAP  
    nop
```

# How to Run Diagnostic Tests

- Simulations run with sims
  - > Full Regression:
    - % sims -sim\_type=vcs -group=core1\_mini
  - > Common regressions
    - thread1\_mini thread1\_full
    - core1\_mini core1\_full
    - chip8\_mini chip8\_full
  - > Reporting Results:
    - % regreport \$PWD/2006\_01\_25\_0 > report.log
  - > Single Test:
    - % sims -sim\_type=vcs -sys=core1 -sas  
verif/diag/assembly/arch/exu/exu\_add.s

# Simulation Output

- A directory is created for each test
  - > Important Files:
    - diag.s Copy of the original assembly language file
    - diag.exe ELF executable of the test created by assembler
    - mem.image Memory image of the test, including virtual memory tables
    - symbol.tbl Symbol table for the elf executable
    - sim.log Simulation log file
    - sims.log Log from sims program: including simulation log
    - sas.log Log file created by the architectural simulator
- Simulation Log file output
  - Time 47800 Test reached GOOD\_TRAP

# Agenda

- FPGA Quick-Start Guide
- OpenSPARC T1 hardware package: Download Contents
- Environment Setup
- Simulation
- > Synthesis
- Implementation of an OpenSPARC T1 system on FPGA

# SPARC Core Options

- The SPARC core contains the following options
  - > Set by compiler defines
- Options:
  - > FPGA\_SYN                      Optimize code for FPGA
    - Required for all other options
  - > FPGA\_SYN\_1THREAD            Create a single-thread core
  - > FPGA\_SYN\_NO\_SPU            Do not include the SPU
  - > FPGA\_SYN\_8TLB                Reduce # of TLB entries to 8 (from 64)
  - > FPGA\_SYN\_16TLB              Reduce # of TLB entries to 16
  - > CONNECT\_SHADOW\_SCAN        Connect shadow scan in RTL

# Running Synplicity FPGA Synthesis

- Setting Compile Options:
  - > Edit file:
    - design/sys/synplicity/env.prj
  - > Add Line:
    - set\_option -hdl\_define -set "FPGA\_SYN FPGA\_SYN\_1THREAD"
- Synthesis Command:
  - %rsynp -all Synthesize all blocks
  - %rsynp -device=XC5VLX110 sparc Synthesize sparc core, specify device
- Synthesis Output
  - design/sys/iop/sparc/synplicity Directory where output files found
  - XC5VLX110/ Directory for target device
  - sparc.edf EDIF output netlist
  - sparc.srr Synthesis log file

# Running XST Synthesis

- Setting Compile Options

- > Edit File:

- design/sys/iop/include/xst\_defines.h

- > Add Lines:

- `define FPGA\_SYN

- `define FPGA\_SYN\_1THREAD

- Synthesis Command:

- %rxil -all

Synthesize all blocks

- %rxil -device=XC5VLX110 sparc

Synthesize sparc core, specify device

- Synthesis Output

- design/sys/iop/sparc/xst

Directory where output files found

- XC5VLX110/

Directory for target device

- sparc.ngc            sparc.v

Xilinx/Verilog output netlists

- sparc.srp

Synthesis Log file

# Agenda

- FPGA Quick-Start Guide
- OpenSPARC T1 hardware package: Download Contents
- Environment Setup
- Simulation
- Synthesis
- > Implementation of an OpenSPARC T1 system on FPGA

# FPGA Implementation: Goals

- Proliferation of OpenSPARC Technology
- Proliferation of Xilinx FPGA Technology
  - > Make OpenSPARC FPGA-Friendly
  - > Create reference design with complete system functionality
  - > Boot Solaris/Linux on the reference design
  - > Open it up ..
  - > Seed ideas in the community

**Enable multi-core research**

# FPGA Implementation: Benefits

- FPGAs provide a flexible design environment
  - > Fast turnaround for changes
  - > Enables experimentation in hardware
  - > Speeds up verification time
- Cost Savings
  - > Don't have to pay fabrication costs for each new chip

# Creating an FPGA-friendly Design

*The following changes were made to the OpenSPARC T1 code*

- Re-code sections for more efficient FPGA synthesis
  - > Use Block RAMs effectively
  - > Efficiently synthesize logic
- Put in options to reduce size
  - > Four threads --> one thread
  - > Reduce TLB entries from 64 to 8
  - > Remove modular arithmetic unit from design

# FPGA Implementation History


- Initial version released May 2006  
(on [OpenSparc.net](http://OpenSparc.net) website)
  - > full 8-core, 32-thread
  - > First-cut implementation;  
not yet optimized for Area/Timing
  - > Synplicity scripts for Xilinx/Altera FPGAs
- Reduced version released Mar 2007 – Release 1.4
  - > Single-core, single-thread
  - > Reduced size TLB
  - > Optimizations for Area

# FPGA Implementation: Release 1.6

- Support for Virtex-5 ML505 board
  - > Upgraded to XC5VLX110T
- Implementation of 4-thread core on FPGA
- Complete OpenSolaris Image
- Quick-start files, enable you to boot OpenSolaris on day one.

# OpenSPARC T1 on FPGAs


- Single thread version
  - > ~40K Virtex-2/4 LUTs, 30K Virtex-5 LUTs
  - > Optimized for area
    - > No modular arithmetic (MA), reduced TLBs
    - > Easily meets 20ns cycle time (50MHz)
    - > Fits into a Xilinx XC4VFX60
  - > Full TLB and MA included: 50K Virtex-4 LUTs



**Plot of 1-thread design on XC4VFX60**

# OpenSPARC T1 on FPGAs

- Four thread version
  - > Functionality identical to Niagara1 core – on FPGAs
  - > No Modular Arithmetic unit
  - > 16-entry TLB
  - > 69K Virtex-2/4 LUTs, 51K Virtex-5 LUTs
  - > 40%+ reduction in area compared to original design
  - > Runs at 10 MHz
  - > Block RAMs used: v4: 127, v5: 115




Plot of 4-thread design on XC5VLX110T

# System-on-FPGA

- Goal: Create a working system on an FPGA Board
  - > Requires: core, memory interface, peripherals
  - > Core requires L2 cache for coherence, and connectivity to memory controller
    - > This won't fit on the FPGA
- Needed a small replacement for L2
  - > And we had an aggressive schedule
- Solution:
  - > Use a Xilinx MicroBlaze Core to process memory transactions

# System Block Diagram




# System Operation

- OpenSPARC T1 core communicates exclusively via cache-crossbar interface (CCX)
  - > PCX (processor-to-cache), CPX (cache-to-processor)
  - > Glue logic block forwards packets between OpenSPARC core and Microblaze
- Microblaze firmware polls T1 core and system peripherals
  - > Services memory and I/O requests
  - > Performs address mapping
  - > Returns results to the core
  - > Maintains L1 cache coherence


# T1 EDK Project

- System captured in Xilinx EDK project
  - > T1 core and Microblaze glue logic defined as Xilinx peripheral cores (“pcores”)
  - > T1 netlist generated via Synplicity or Xilinx XST
  - > Implemented on a Xilinx XC5VLX110T



# T1 EDK Project (Cont'd)

- Entire system placed & routed
- Downloaded to FPGA on ML505 board
- Use Debugger to load software into memory
- Run
- View program output via serial cable connected to PC





**ML505 Board (not upgraded)**

# Included in EDK Project

- SystemAce file for quick start-up
- EDK system setup files
- Synplicity-generated netlist:
  - > 4 threads, 16 TLB entries, no SPU.
- Firmware to process cache crossbar packets
  - > Setup to run stand-alone tests on the board
  - > Setup to boot Hypervisor
- Full-system simulation setup using Modelsim

# Implementing System on FPGA

- Start EDK
- Open the EDK project file
  - design/sys/edk/system.xmp
- Run Synthesis, Place, and Route
  - Device Configuration --> Update Bitstream
- Check the timing report
  - implementation/system.twr
- > Should be no timing violations



# Running Stand-Alone Tests

- We use the ELF executable and the memory image created by the simulation
- Memory map table created
  - > Maps different program segments into 256 MB DRAM
  - > Compiled into firmware Executable
- Download and run the firmware
  - > Firmware will send wake-up interrupt to core
  - > Will process packets
  - > Will report success or failure (*GOOD\_TRAP/BAD\_TRAP*)

# How to Run Stand-alone tests

- Run the simulation of the test using sims
  - > May use *-midas\_only* flag to generate files without simulating
  - > Also, use *-midas\_args='-DFPGA\_HW -DCIOP'*
    - `Sims -novcs_build -novera_build -midas_only -midas_args='-DFPGA_HW -DCIOP'`
- Generate the memory table for the test
  - `genmemimage.pl -single -f memory-image-file -name test_name`
- Copy the memory table to the EDK project
  - `% cp mbfw_diag_memimage.c ccx-firmware-diag/src`
- Re-build the firmware
  - Software project `ccx-firmware-diag`
- Download
- Run


# Standalone Test Output

```

MBFW_INFO: Running RTL diag "bypass_win"
MBFW_INFO: Microblaze firmware initialization completed.

MBFW_INFO: Powering on OpenSPARC T1
MBFW_INFO: speculative_ifill_data being returned for 0x1000144020
MBFW_INFO: received ifill request for good trap addr: 0x1000122000
MBFW_INFO: Thread 0 reached good trap.
MBFW_INFO: All threads reached good trap.
-

```



```

/cygdrive/c/OpenSparcT1/Virtex5_101/t1_1c4t_10_1_2
Downloading Program -- ccx-firmware-diag/executable.elf
section, .vectors.reset: 0x00000000-0x00000007
section, .vectors.sw_exception: 0x00000008-0x0000000f
section, .vectors.interrupt: 0x00000010-0x00000017
section, .vectors.hw_exception: 0x00000020-0x00000027
section, .text: 0x80000000-0x800123d7
section, .init: 0x800123d8-0x800123ff
section, .fini: 0x80012400-0x8001241f
section, .rodata: 0x80012420-0x80017a45
section, .sdata2: 0x80017a46-0x80017a47
section, .data: 0x80017a48-0x800184fb
section, .ctors: 0x800184fc-0x80018503
section, .dtors: 0x80018504-0x8001850b
section, .eh_frame: 0x8001850c-0x8001850f
section, .jcr: 0x80018510-0x80018513
section, .bss: 0x80018520-0x800195cb
section, .heap: 0x800195cc-0x800295cf
section, .stack: 0x800295d0-0x800395cf
section, .noinit: 0x800395e0-0x8005fbff
Setting PC with Program Start Address 0x00000000
XMD% run
Info:Processor started. Type "stop" to stop processor
RUNNING> XMD%

```

# Running Hardware Regressions

- Generate the memory image files
  - `sims -novcs_builde -novera_build -group=thread1_mini -copyall -midas_only -midas_args='-DFPGA_HW -DCIOP'`
- Generate the memory tables for each test
  - `genmemimage.pl -d regression-dir`
  - Creates a directory named `diags`
- Edit the diag list
  - `design/sys/edk/scripts/`
    - `thread1_mini.list`, `thread1_full.list`, `core1_mini.list`, or `core1_full.list`
- Run the regression script
  - `% xtclsh edk-project-dir/scripts/rundiags.tcl -edk edk-project-dir -list edk-project-dir/scripts/diag_mini.list -d diag_dir -model core1 -suite {thread1_mini thread1_full core1_mini core1_full}`

# Hardware Regression Output

```

/cygdrive/c/OpenSparcT1/Virtex5_101/t1_1c4t_10_1_2
##### Firmware Code compiled #####
##### Started Impact FPGA Configuration #####
##### FPGA Configured Successfully #####
##### Running Diag fp_movixcc2 #####
##### Diag fp_movixcc2 processed #####
##### Start processing diag : ifetch_traps #####
##### Memory image mbfw_diag_memimage.c Found #####
##### Path: ../../diags/core1/core1_mini/ifetch_traps/mbfw_diag_memimage.c #####
##### Deleting previous executable #####
##### Previous executable removed #####
##### Firmware Code compiled #####
##### Started Impact FPGA Configuration #####
##### FPGA Configured Successfully #####
##### Running Diag ifetch_traps #####
##### Diag ifetch_traps processed #####
##### Start processing diag : ihit_sameset #####
##### Memory image mbfw_diag_memimage.c Found #####
##### Path: ../../diags/core1/core1_mini/ihit_sameset/mbfw_diag_memimage.c #####
##### Deleting previous executable #####
##### Previous executable removed #####
##### Firmware Code compiled #####
##### Started Impact FPGA Configuration #####
##### FPGA Configured Successfully #####
##### Running Diag ihit_sameset #####

```

```

MBFW_INFO: Powering on OpenSPARC T1
MBFW_INFO: speculative_ifill_data being returned for 0x1000144020
MBFW_INFO: received ifill request for good trap addr: 0x1000122000
MBFW_INFO: Thread 0 reached good trap.
MBFW_INFO: All threads reached good trap.

MBFW_INFO: Running RTL diag "ifetch_traps"
MBFW_INFO: Microblaze firmware initialization completed.

MBFW_INFO: Powering on OpenSPARC T1
MBFW_INFO: speculative_ifill_data being returned for 0x1000144020
MBFW_INFO: received ifill request for good trap addr: 0x1000122000
MBFW_INFO: Thread 0 reached good trap.
MBFW_INFO: All threads reached good trap.

-

```

# Booting Solaris on an FPGA Board

- MicroBlaze firmware is compiled and loaded into DRAM
  - > A fixed memory translation table is used to map OpenSPARC addresses to MicroBlaze addresses
- Boot PROM image and RAM disk images loaded as data into DRAM
- The firmware program is started


# Memory Allocation (256 MB DDR2)

- 256 MB DDR2 DRAM is at MicroBlaze Address 0x50000000
- DRAM Utilization

MicroBlaze Address	Function
0x5000_0000	MicroBlaze Firmware
0x5010_0000	OpenSPARC Memory Space: 174 MB 0x00_0000_0000 – 0x00_0fdf_ffff
0x5aef_ffff	Ram Disk Image (80 MB)
0x5ff0_0000	OpenSPARC Boot Prom: 0xff_f000_0000

# Software Stack

- Use Standard software installation
- Use a virtual disk in RAM to hold the Solaris binaries
- Some memory copy sections performed by MicroBlaze
- MicroBlaze firmware now performs floating-point operations, so emulation is not needed



# Boot Sequence

- The processor starts at the Power-On Reset (POR) trap handler
- Reset code is executed: Caches & TLBs enabled
- Control passed to Hypervisor
  - > Hypervisor copies itself from PROM to RAM area
  - > Passes control to Open Boot PROM (OBP)
- OBP then loads the operating system

# Steps to Boot the Operating System

- Download the bit file to the FPGA
- Start the debugger
  - > Download the MicroBlaze firmware
    - % dow mb-firmware-hv/executable.elf
  - > Download the PROM image
    - % dow -data prom.bin 0x5ff00000
  - > Download the RAM disk image
    - % dow -data ramdisk\_image.bin 0x5af00000
  - > Start the firmware
    - % run
  - > At OBP prompt, type the boot command
    - Ok boot -m milestone=none

# Solaris Boot

```

new - HyperTerminal
File Edit View Call Transfer Help
T1_INFO: cyclic_add: handler 0x125bc68 cyt_interval 0x7735940
Booting to milestone "none".
Requesting System Maintenance Mode
(See /lib/svc/share/README for more information.)
Console login service(s) cannot run

Root password for system maintenance (control-d to bypass):
single-user privilege assigned to /dev/console.
Entering System Maintenance Mode

Jan  4 17:47:31 su: 'su root' succeeded for root on /dev/console
Sun Microsystems Inc.  SunOS 5.10      Generic January 2005
# ls
bin                home               platform           system
cbclinks           import            proc               tlb
dev                java              read_time         tmp
devices            kernel            run                usr
dhry               lib               run_commands.sh  var
doe                lost+found        sbin              workspace
dtextc.dat         micro             scde              ws
dungeon           mnt              share             wwss
etc                net              shared
export            opt              src
# _

```

Connected 4:41:57    Auto detect    9600 8-N-1    SCROLL    CAPS    NUM    Capture    Print echo

# Next Steps

- Visit the OpenSPARC Website
  - > <http://www.opensparc.net>
  - > OpenSPARC slide-cast training
  - > OpenSPARC university program
  - > Download the OpenSPARC packages
- OpenSPARC Forum
  - > <http://forum.java.sun.com/category.jspa?categoryID=120>
  - > Post your technical questions here
- FPGA Board Donations
  - > Ask your professor to request an FPGA board donation for your school at the OpenSPARC web-site



OpenSPARC™

# Thanks for watching the OpenSPARC Webinar!

Let us hear from you! The OpenSPARC Team would appreciate your feedback on this in the <http://www.OpenSPARC.net> forum.

This material is made available under  
Creative Commons Attribution-Share 3.0 United States License

