

BASIC AND EXTENDED 3A PROCESSOR INSTRUCTION SET

3A PROCESSOR COMMON SYSTEMS

CONTENTS	PAGE
1. GENERAL	3
2. DESCRIPTION OF BASIC 3A INSTRUCTION SET	4
ADDRESSING SCHEME	4
EXECUTION TIMES FOR INSTRUCTIONS	5
TYPES OF INSTRUCTIONS	5
GENERAL INSTRUCTION FORMAT	5
CLASSES OF INSTRUCTIONS	8
A. Data Transfer Instructions	8
Memory-to-Register	9
Register-to-Memory	13
Register-to-Register	17
B. Branch Instructions	19
Unconditional Short Transfer	20
Unconditional Long Transfer	21
Conditional Short Transfer	21
Conditional Long Transfer	22
Relative Transfer	24
Subroutine	25
C. Arithmetic Instructions	29
Addition	30
Subtraction	32

NOTICE

Not for use or disclosure outside the
Bell System except under written agreement

CONTENTS	PAGE
D. Logic Instructions	33
Boolean Functions	33
Comparison	37
Rotation	39
Zeros Test	41
E. Bit Operational Instructions	41
Setting of a Bit	42
Clearing of a Bit	43
Testing of a Bit	46
F. Input/Output Instructions	51
Control	51
Test	53
G. Maintenance Instructions—Used to Control the System While in Maintenance Programs	54
H. Miscellaneous	64
3. GENERAL PURPOSE PHASE 1 EXTENSIONS TO THE 3A PROCESSOR INSTRUCTION SET	67
DESCRIPTION OF THE GENERAL PURPOSE EXTENSIONS TO THE BASIC 3A INSTRUCTION SET	67
A. Data Transfer Instructions	68
B. Branch Instructions	90
C. Arithmetic Instructions	94
D. Bit Operational Instructions	99
E. Input/Output Instructions	102
F. Direct Memory Access (DMA) Instructions	114
G. Communications Instructions	121
H. Miscellaneous	156
4. GLOSSARY	157

Figures	PAGE
1. Three Types of Instructions in the Basic and Extended 3A Instruction Set	5
2. General Format of the Instruction Set	7

Tables

A. Definitions of Terms Used in Description of Basic Instructions	159
B. Definitions of Terms Used in Description of Extended Instructions	160
C. Alphabetic Listing of Basic Instructions	161
D. Alphabetic Listing of Extended Instructions	163
E. Alphabetic Listing of Basic and Extended Instructions	165
F. Definition of Addressable Special Registers	169

APPENDIXES 1 THROUGH 5

1. GENERAL

1.01 This section describes the basic and extended processor instruction set used in the 3A Central Control (3A CC). The following types of information are contained in this section:

- The format, function, options and requirements, and the approximate execution times of each instruction.
- The operation (OP) code for each instruction expressed in binary, octal, and hexadecimal representation.

Note: For the purpose of this section, when machine language is expressed in:

- (a) Binary notation, the number is subscripted with a 2 (0110001₂)
- (b) Octal notation, the number is subscripted with an 8 (061₈)
- (c) Hexadecimal notation, the number is subscripted with a 16 (31₁₆).

- Table A defines common abbreviations and terms used in the description of the basic instructions.
- Table B defines common abbreviations and terms used in the description of the extended instructions.
- The mnemonic codes of the basic instructions are listed alphabetically in Table C with references to the descriptive paragraph on each instruction.
- The mnemonic codes of the extended instructions are listed alphabetically in Table D with references to the descriptive paragraph on each instruction.
- Table E is a combined alphabetical listing of the mnemonic codes of basic and extended instructions listed separately in Tables C and D, respectively.

SECTION 254-340-102

- Table F defines those registers which are accessed by special register instructions.
- The appendixes contain miscellaneous information vital to the use of the instructions contained herein.

Additional information on the instruction set and 3A coding and conventions can be found in the following system software sections:

Section 254-340-100—Introduction to 3A Language

Section 254-340-104—Program Listing Organization and Usage.

- 1.02** ♦ This section is being reissued to include LALLI, STALLI, LDX, LDK, STDK, GETFR, and RELFR in the 3A Processor Instruction Set. Revision arrows have been used to denote significant changes.♦
- 1.03** A glossary of abbreviations, acronyms, terms, and definitions is given in Part 4 of this section.

2. DESCRIPTION OF BASIC 3A INSTRUCTION SET

ADDRESSING SCHEME

2.01 The 3A CC can access over a million words of memory via a 20-bit addressing arrangement. This 20-bit address is normally generated by incrementing the program address (PA) register by one on each memory access. However, any 20-bit address can be generated or obtained by any one of the following methods:

- The 20-bit address may be contained within a double word (two 16-bit words) instruction. In this case, bits 3 through 0 of the first word of the instruction correspond to bits 19 through 16 of the address and bits 15 through 0 of the second word of the instruction correspond to bits 15 through 0 of the address. The addressing range is any location within 1,048,576 words.
- The 20-bit address may be generated by adding a 4-bit value (N) or a 12-bit value (K) to a general register pair (RP). The address base is continued in any RP from 0 to 14; (RP must be even).
- The 20-bit address may be generated by adding the contents of one general register to RA. The addressing range is any location from RA to (RA + 65,535).
- The 20-bit address may be generated by adding or subtracting an 8-bit number (OFFSET) to or from the contents of PA. The addressing range is any location from PA to (PA ±255).
- The 20-bit address may be generated by adding the contents of one of the general registers to PA + 1. The addressing range is any location from (PA + 1) to (PA + 65,535).
- The 20-bit address may be generated by combining eight bits within the instruction for bits 7 through 0 of the address and 12 bits stored in the microprogram store for bits 8 through 19 of the address. The addressing range is any location within a 255-word boundary depending on the constant in microprogram store.

2.02 The basic instruction set is stored in the main store and each instruction is fetched via the main store bus when needed. Within each instruction is a 7-bit operation (OP) code (paragraph 2.09). This 7-bit OP code points the microprogram control of the 3A CC to a starting address for a microsequence which performs the desired function of the instruction.

SECTION 254-340-102

- (b) RN—Register and immediate operand
- (c) RxR—References memory by adding an index register to an address register pair
- (d) RxN—References memory by adding N or K to an address register pair
- (e) CM—Communications instructions
- (f) RI—Register and immediate data
- (g) MM—Memory-to-memory
- (h) SL—Specified 20-bit data to load a register pair of reference memory
- (i) SB—Subroutine instructions
- (j) SS—Specified 8-bit offset in branch operation
- (k) MS—Miscellaneous instructions.

Each instruction format contains two parity bits, one branch allowed (BA) bit, and a 7-bit OP code.

2.07 All words in the system have odd parity over eight bits and two parity bits over each 16-bit word. The two parity bits of each word are parity (P_L) on the low eight bits (0 through 7) and parity (P_H) on the high eight bits (8 through 15).

2.08 The branch allowed (BA) bit is used in the program transfer or branch process. When a branch instruction occurs, a hardware check ensures that the BA bit of the instruction being branched to is set. If for some reason the BA bit is not set, an error is indicated in the error register of the 3A CC. The BA bit appears in bit 15 of the first word of an instruction.

2.09 The 7-bit OP code field in all instructions specifies the function to be performed and is used to access a set of microinstructions which accomplishes the function indicated by the OP code. The OP code is located in bits 8 through 14 of the first word of each instruction. The OP code in this document is shown as seven binary digits, its octal equivalent, and its hexadecimal representation. In other words, an OP code of 00110001₂ is expressed as 061₈ in octal and 31₁₆ in hexadecimal.

2.10 The remaining bits of single word, double word, and triple word instructions contain different arrangements and types of information depending on the particular instruction. This information may include registers, immediate data, addresses, etc. Registers are specified in decimal. Address and data fields may be specified using octal or hexadecimal qualifiers—the default case being decimal. See the explanations for each instruction to determine the type of information given and the formats of the instructions.

2.11 The register address pair (RA) is the general register address pair of either R12 and R13 or R14 and R15 used to contain a 20-bit address (bits 3 through 0 in R12 or R14 and bits 15 through 0 in R13 or R15).

EXECUTION TIMES FOR INSTRUCTIONS

2.03 The execution time of an instruction always includes the store fetch of the next instruction. The execution time given for each instruction depends on the following items:

- (a) Microcycle time (execution time of a microinstruction—150 nanoseconds)
- (b) Effective store access time (time from the beginning of the microcycle that initiates a store fetch to the end of the microcycle during which the *data ready* bit is set—1.05 microseconds)
- (c) Number of microinstructions required in the microsequence for the instruction
- (d) Amount of overlap possible between store operations and the microsequence for the instruction.

TYPES OF INSTRUCTIONS

2.04 The three types of instructions in the 3A basic and extended instruction set are the single (full) word instructions, the double word instructions, and the triple word instructions (Fig. 1). These combinations of instructions provide a powerful instruction set. Single word instructions are the most commonly used within the system. Double word instructions are often used because either 16 bits of data or a 20-bit address is required in an instruction. Triple word instructions are used in multiple register manipulations.

GENERAL INSTRUCTION FORMAT


2.05 The 3A instructions are general purpose in nature to enable reading from or writing into any of the general registers. Since most of the instructions allow any general register to be used, it is not necessary to move the data to a special register to perform a function.

2.06 The general formats (Fig. 2) for the instructions in the 3A CC systems are:


- (a) RR—Register-to-register



A. SINGLE WORD INSTRUCTION



B. DOUBLE WORD INSTRUCTION



C. TRIPLE WORD INSTRUCTION

Fig. 1—Three Types of Instructions in the Basic and Extended 3A Instruction Set




Fig. 2—General Format of the Instruction Set

CLASSES OF INSTRUCTIONS

2.12 The instructions used in the 3A CC are broken down into classes according to functions performed. These classes are:

- (a) Data transfer instructions
- (b) Branch instructions
- (c) Arithmetic instructions
- (d) Logic instructions
- (e) Bit operation instructions
- (f) Input/output instructions
- (g) Maintenance instructions.

The instructions are described within the class to which they apply. Within each class, both types of instructions, single word or double word, are used.

A. Data Transfer Instructions

2.13 The data transfer class of instructions controls the exchange of information within the system. These instructions are divided into the following subclasses:

- (a) **Memory-to-Register**—This subclass involves the transfer of data from a memory location to a 3A CC register.
- (b) **Register-to-Memory**—This subclass involves the transfer of data from a 3A CC register to a memory location.
- (c) **Register-to-Register**—This subclass involves a transfer of one of the 3A CC registers to any one of the other 3A registers.
- (d) **Memory-to-Memory**—This subclass involves a transfer of data from one memory location to another memory location.

Memory-to-Register**2.14 LL Rx,Y**

Format:

PH	PL	BA	14	OP CODE 0110001 ₂ 061 ₈ 31 ₁₆	8	7	R _x	4	3	BITS (19-16) 0 OF Y
PH	PL	15 BITS (15-0) OF Y								0

Function: This instruction loads a general register (Rx) with the contents of a memory location Y. The contents of memory location Y remain unchanged.

Approximate execution time: 3.75 microseconds.

2.15 LAL Rx,Y,RA

Format:

PH	PL	BA	14	OP CODE 0110010 ₂ /0110011 ₂ 062 ₈ /063 ₈ 32 ₁₆ /33 ₁₆	8	7	R _x	4	3	BITS (19-16) 0 OF Y
PH	PL	15 BITS (15-0) OF Y								0

Function: This instruction loads the contents of a memory location (Y) into a general register (Rx) and loads the address of location Y into RA. Memory at location Y is unchanged. Bits 15 through 4 of general register 12/14 are not changed by this instruction.

Options and requirements: When RA = R12, bit 8 is 0 and OP CODE 32₁₆ (062₈) is used. When RA = R14, bit 8 is 1 and OP CODE 33₁₆ (063₈) is used. RX should not be equal to either member of the RA register pair.

Approximate execution time: 3.90 microseconds.

2.16 *L Rx,N(RA)*

Format:

PH	PL	BA	14	OP CODE 1000000 ₂ /1000001 ₂ 100 ₈ /101 ₈ 40 ₁₆ /41 ₁₆	8	7	R _x	4	3	N	0
----	----	----	----	---	---	---	----------------	---	---	---	---

Function: This instruction loads a general register (R_x) with the contents of a memory location which is determined by adding a number, N(0 to 15), to the contents of RA. RA is loaded with the address of the memory location.

Options and requirements: When RA = R12, bit 8 is 0 and OP CODE 40₁₆ (100₈) is used. When RA = R14, bit 8 is 1 and OP CODE 41₁₆ (101₈) is used.

Approximate execution time: 2.55 microseconds.

2.17 *LA Rx,N(RA)*

Format:

PH	PL	BA	14	OP CODE 1000010 ₂ /1000011 ₂ 102 ₈ /103 ₈ 42 ₁₆ /43 ₁₆	8	7	R _x	4	3	N	0
----	----	----	----	---	---	---	----------------	---	---	---	---

Function: This instruction loads a general register (R_x) with the contents of a memory location which is determined by adding N to the contents of RA and then loads the new address back into RA. Bits 15 through 4 of general register 12/14 are not changed by this instruction.

Options and requirements: When RA = R12, bit 8 is 0 and OP CODE 42₁₆ (102₈) is used. When RA = R14, bit 8 is 1 and OP CODE 43₁₆ (103₈) is used. R_x should not be equal to either member of the RA register pair.

Approximate execution time: 2.55 microseconds.

2.18 LX Rx,Ry(RA)

Format:

PH	PL	BA	14	OP CODE 1000100 ₂ /1000101 ₂ 104 ₈ /105 ₈ 44 ₁₆ /45 ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction loads a general register (Rx) with the contents of a memory location which is determined by adding the contents of a general register (Ry) to RA. (Ry can be the same register as Rx).

Options and requirements: When RA = R12, bit 8 is 0 and OP CODE 44₁₆ (104₈) is used. When RA = R14, bit 8 is 1 and OP CODE 45₁₆ (105₈) is used.

Approximate execution time: 2.55 microseconds.

2.19 LAX Rx,Ry(RA)

Format:

PH	PL	BA	14	OP CODE 1000110 ₂ /1000111 ₂ 106 ₈ /107 ₈ 46 ₁₆ /47 ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction loads a general register (Rx) with the contents of a memory location, which is determined by adding the contents of a general register (Ry) to RA, and then updating RA (loading the address of memory location into the RA). Bits 15 through 4 of the general register 12/14 are not changed by this instruction. (Ry can be the same register as Rx).

Options and requirements: When RA = R12, bit 8 is 0 and OP CODE 46₁₆ (106₈) is used. When RA = R14, bit 8 is 1 and OP CODE 47₁₆ (107₈) is used. Rx should not be equal to either member of the RA register pair.

Approximate execution time: 2.55 microseconds.

2.20 LI Rx,I

Format:

PH	PL	BA	14	OP CODE 0000111 ₂ 007 ₈ 07 ₁₆	8	7	R _x	4	3	0001 ₂ 01 ₈ 1 ₁₆	0
PH	PL	15						I		0	

Function: This instruction loads a general register (Rx) with immediate data (I).

Options and requirements: Since many other instructions use OP CODE 07₁₆ (007₈), the LI option is indicated by the 1₁₆ (01₈) in bits 0 through 3 of the first word.

Approximate execution time: 2.40 microseconds.

2.21 LN Rx,N

Format:

PH	PL	BA	14	OP CODE 0000110 ₂ 006 ₈ 06 ₁₆	8	7	R _x	4	3	N	0
----	----	----	----	---	---	---	----------------	---	---	---	---

Function: This instruction loads a general register (Rx) with 4 bits of immediate data, N. The remaining bits (15 through 4) of the general register are cleared.

Approximate execution time: 1.20 microseconds.

Register-to-Memory**2.22 STL Rx,Y**

Format:

PH	PL	BA	14	OP CODE 0111001 ₂ 071 ₈ 39 ₁₆	8	7	R _x	4	3 BITS (19-16) OF Y	0
PH	PL	15	BITS (15-0) OF Y						0	

Function: This instruction stores the contents of a general register (Rx) into a memory location Y. The contents within Rx remain unchanged.

Approximate execution time: 3.75 microseconds.

2.23 STAL Rx,Y(RA)

Format:

PH	PL	BA	14	OP CODE 0111010 ₂ /0111011 ₂ 072 ₈ /073 ₈ 3A ₁₆ /3B ₁₆	8	7	R _x	4	3 BITS (19-16) OF Y	0
PH	PL	15	BITS (15-0) OF Y						0	

Function: This instruction stores the contents of a general register (Rx) into a memory location Y, and loads the address of location Y into RA. The contents within Rx remain unchanged. Bits 15 through 4 of general register 12/14 are not changed by this instruction.

Options and requirements: When RA = R12, bit 8 is 0 and OP CODE 3A₁₆ (072₈) is used. When RA = R14, bit 8 is 1 and OP CODE 3B₁₆ (073₈) is used. Rx should not be equal to either member of the RA register pair.

Approximate execution time: 4.05 microseconds.

2.24 *ST Rx,N(RA)*

Format:

PH	PL	BA	14	OP CODE 1001000 ₂ /1001001 ₂ 110 ₈ /111 ₈ 48 ₁₆ /49 ₁₆	8	7	R _x	4	3	N	0
----	----	----	----	---	---	---	----------------	---	---	---	---

Function: This instruction stores the contents of a general register (R_x) into a memory location which is determined by adding a number, N (0 to 15), to the contents of RA. The contents within the general register (R_x) remain unchanged.

Options and requirements: When RA = R12, bit 8 is 0 and OP CODE 48₁₆ (110₈) is used. When RA = R14, bit 8 is 1 and OP CODE 49₁₆ (111₈) is used.

Approximate execution time: 2.70 microseconds.

2.25 *STA Rx,N(RA)*

Format:

PH	PL	BA	14	OP CODE 1001010 ₂ /1001011 ₂ 112 ₈ /113 ₈ 4A ₁₆ /4B ₁₆	8	7	R _x	4	3	N	0
----	----	----	----	---	---	---	----------------	---	---	---	---

Function: This instruction stores the contents of a general register (R_x) into a memory location, which is determined by adding N (0 to 15) to the contents of RA, and loads the address of this memory location into RA. The contents within the general register remain unchanged. Bits 15 through 4 of general register 12/14 are not changed by this instruction.

Options and requirement: When RA = R12, bit 8 is 0 and OP CODE 4A₁₆ (112₈) is used. When RA = R14, bit 8 is 1 and OP CODE 4B₁₆ (113₈) is used. R_x should not be equal to either member of the RA register pair.

Approximate execution time: 2.70 microseconds.

2.26 STX Rx,Ry(RA)

Format:

PH	PL	BA	14	OP CODE 1001100 ₂ /1001101 ₂ 114 ₈ /115 ₈ 4C ₁₆ /4D ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction stores the contents of a general register (Rx) in a memory location which is determined by adding general register (Ry) to RA. The contents within the general register (Rx) from which memory was loaded remain unchanged.

Options and requirements: When RA = R12, bit 8 is 0 and OP CODE 4C₁₆ (114₈) is used. When RA = R14, bit 8 is 1 and OP CODE 4D₁₆ (115₈) is used.

Approximate execution time: 2.70 microseconds.

2.27 STAX Rx,Ry(RA)

Format:

PH	PL	BA	14	OP CODE 1001110 ₂ /1001111 ₂ 116 ₈ /117 ₈ 4E ₁₆ /4F ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction stores the contents of a general register (Rx) in a memory location, which is determined by adding general register (Ry) to RA, and loads the address of the memory location into RA. The contents within the general register from which memory was loaded remain unchanged. Bits 15 through 4 of general register 12/14 are not changed by this instruction.

Options and requirements: When RA = R12, bit 8 is 0 and OP CODE 4E₁₆ (116₈) is used. When RA = R14, bit 8 is 1 and OP CODE 4F₁₆ (117₈) is used. Rx should not be equal to either member of the RA register pair.

Approximate execution time: 2.70 microseconds.

2.28 *STM Rx,N(RA),M*

Format:

PH	PL	BA	14	OP CODE 0000100 ₂ /0000101 ₂ 004 ₈ /005 ₈ 04 ₁₆ /05 ₁₆	8	7	R _x	4	3	N	0
PH	PL	15	MASK								0

Function: This instruction stores under mask the contents of a general register (R_x) into memory location Y, which is determined by adding a 4-bit number (N) to RA. This operation is accomplished via insertion masking. The new information obtained from the masking operation is loaded into R0 before it is stored into memory location Y. Therefore, the original information in R0 is destroyed.

Options and requirements: When RA = R12, bit 8 is 0 and OP CODE 04₁₆ (004₈) is used. When RA = R14, bit 8 is 1 and OP CODE 05₁₆ (005₈) is used.

Approximate execution time: 5.40 microseconds.

2.29 *STVM Rx,N(RA)*

Format:

PH	PL	BA	14	OP CODE 1100110 ₂ /1100111 ₂ 146 ₈ /147 ₈ 66 ₁₆ /67 ₁₆	8	7	R _x	4	3	N	0
----	----	----	----	---	---	---	----------------	---	---	---	---

Function: This instruction stores under variable mask the contents of a general register (R_x) into memory location Y, which is determined by adding a 4-bit number (N) to RA. The variable mask is obtained from R0. This operation is accomplished via insertion masking. The new information obtained from the masking operation is loaded into R0 before it is stored into memory location Y. Therefore, the original information in R0 is destroyed.

Options and requirements: When RA = R12, bit 8 is 0 and OP CODE 66₁₆ (146₈) is used. When RA = R14, bit 8 is 1 and OP CODE 67₁₆ (147₈) is used.

Approximate execution time: 5.55 microseconds.

Register-to-Register**2.30 LRS Rx,RS**

Format:

PH	PL	BA	14	OP CODE 0100010 ₂ 042 ₈ 22 ₁₆	8	7	R _x	4	3	R _s	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction loads a general register (R_x) with the contents of a special register (R_s). R_s is one of the 16-bit special registers (Table A).

Approximate execution time: 1.20 microseconds.

2.31 LSR RS,Rx

Format:

PH	PL	BA	14	OP CODE 0001111 ₂ 017 ₈ 0F ₁₆	8	7	R _s	4	3	R _x	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction loads a special register (R_s) with the contents of one of the general registers (R_x). The contents of the general register remain unchanged. R_s is one of the 16-bit special registers (Table A).

Approximate execution time: 1.20 microseconds.

2.32 LR Rx,Ry

Format:

PH	PL	BA	14	OP CODE 0001100 ₂ 014 ₈ 0C ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction loads one general register (R_x) with the contents of another general register (R_y). The contents of the general register from which the data was loaded (R_y) remain unchanged.

Approximate execution time: 1.20 microseconds.

2.33 LRM R_x, R_y, M

Format:

PH	PL	BA	14	OP CODE 001110 ₂ 035 ₈ 1D ₁₆	8	7	R_x	4	3	R_y	0
PH	PL	15	MASK						0		

Function: This instruction loads the logical AND of R_y and the mask into R_x . R_y is unchanged.

Approximate execution time: 2.40 microseconds.

2.34 PACK RS

Format:

PH	PL	BA	14	OP CODE 0010100 ₂ 024 ₈ 14 ₁₆	8	7	R_s	4	3	0000 ₂ 00 ₈ 0 ₁₆	0
----	----	----	----	---	---	---	-------	---	---	---	---

Function: This instruction loads a 20-bit special register (RS) with 20 bits of data from R2 and R3. R2 bits (3 through 0) are gated to RS bits (19 through 16). R3 bits (15 through 0) are gated to RS bits (15 through 0).

Approximate execution time: 1.20 microseconds.

2.35 EXR R_x, R_y

Format:

PH	PL	BA	14	OP CODE 0001110 ₂ 016 ₈ 0E ₁₆	8	7	R_x	4	3	R_y	0
----	----	----	----	---	---	---	-------	---	---	-------	---

Function: This instruction exchanges the contents of a general register (R_x) with the contents of another general register (R_y).

Approximate execution time: 1.125 microseconds.

2.36 UNPK RS

Format:

PH	PL	BA	14	OP CODE 0010101 ₂ 025 ₈ 15 ₁₆	8	7	0000 ₂ 00 ₈ 0 ₁₆	4	3	Rs	0
----	----	----	----	---	---	---	---	---	---	----	---

Function: This instruction unloads 20 bits of data from a special register (RS) into R2 and R3. Bits 19 through 16 of RS are loaded into bits 3 through 0 of R2 and bits 15 through 0 of RS are loaded into bits 15 through 0 of R3. Bits 15 through 4 of R2 are cleared by this instruction.

Approximate execution time: 1.20 microseconds.

2.37 IRM Rx,Ry,M

Format:

PH	PL	BA	14	OP CODE 0011100 ₂ 034 ₈ 1C ₁₆	8	7	R _x	4	3	R _y	0
PH	PL	15	MASK								0

Function: This instruction inserts R_y into R_x on a bit-by-bit basis. If a mask bit = 1, then the logical AND of that equivalent bit in R_y with that mask bit is inserted into that equivalent bit of R_x. If a mask bit = 0, then the corresponding bit in R_x is unaffected. R_y is unchanged.

Approximate execution time: 2.40 microseconds.

B. Branch Instructions

2.38 The branch or transfer class of instructions controls the flow of program in the system. These instructions are divided into the following subclasses:

- (a) Unconditional short transfer—Branching to a new address that is obtained by adding or subtracting an 8- or 4-bit number to or from an address.
- (b) Unconditional long transfer—Branching to a new 20-bit address that is contained within the branch instruction.
- (c) Conditional short transfer—If a certain situation or condition exists, branching to a new address which is obtained by adding or subtracting an 8-bit number to or from an address.
- (d) Conditional long transfer—If a certain situation or condition exists, branching to a new 20-bit address which is contained within the branch instruction.

SECTION 254-340-102

- (e) Relative transfer—Branching to a new address that is obtained by adding a 16-bit register to an address.
- (f) Subroutine—Branching to an instruction sequence that performs a specific function and then returns to the main routine.

Unconditional Short Transfer

2.39 B Y

Format:

PH	PL	BA	14	OP CODE 1010110 ₂ /1010111 ₂ 126 ₈ /127 ₈ 56 ₁₆ /57 ₁₆	8	7	OFFSET	0
----	----	----	----	---	---	---	--------	---

Function: This instruction causes a transfer to memory location Y which is determined by adding a number (offset) to the contents of the program address (PA) register.

Options and requirements: If bit 8 is 0, the number of offset is positive and causes a forward transfer. The forward transfer is associated with OP CODE 56₁₆ (126₈). If bit 8 is 1, the offset is negative and causes a backward transfer. The backward transfer is associated with OP CODE 57₁₆ (127₈).

Approximate execution time: 1.80 microseconds.

2.40 BR N(RA)

Format:

PH	PL	BA	14	OP CODE 1010101 ₂ 125 ₈ 55 ₁₆	8	7	0000 ₂ /0001 ₂ 00 ₈ /01 ₈ 0 ₁₆ /1 ₁₆	4	3	N	0
----	----	----	----	---	---	---	--	---	---	---	---

Function: This instruction causes a transfer to memory location Y which is determined by adding a number (N) to RA. This instruction only causes a forward transfer.

Options and requirements: When RA = R12, the 0₁₆ (00₈) option is used in bits 7 through 4. When RA = R14, the 1₁₆ (01₈) option is used in bits 7 through 4.

Approximate execution time: 2.70 microseconds.

Unconditional Long Transfer**2.41 BL Y**

Format:

PH	PL	BA	14	OP CODE 0111110 ₂ 076 ₈ 3E ₁₆	8	7	0000 ₂ 00 ₈ 0 ₁₆	4	3	BITS (19-16) OF Y	0	
PH	PL	15								BITS (15-0) OF Y		0

Function: This instruction causes a transfer or branch long to memory location Y.

Options and requirements: Since other instructions use OP CODE 3E₁₆ (076₈) the BL option is indicated by the 0₁₆ (00₈) in bits 7 through 4 of the first word.

Approximate execution time: 2.70 microseconds.

Conditional Short Transfer**2.42 BC Y**

Format:

PH	PL	BA	14	OP CODE 1011000 ₂ /101100 ₁₂ 130 ₈ /13 ₁₈ 58 ₁₆ /59 ₁₆	8	7	OFFSET	0
----	----	----	----	---	---	---	--------	---

Function: This is a branch *on condition* instruction. In other words, when the condition flip-flop (CF) is set to 1, this instruction causes a transfer to a memory location which is determined by adding a number (offset) to the contents of the PA register. If the CF is equal to 0, no branch or transfer occurs and the next sequential instruction is executed.

Options and requirements: If bit 8 is 0, the offset is positive and causes a forward transfer. The forward transfer is associated with OP CODE 58₁₆ (130₈). If bit 8 is 1, the offset is negative and causes a backward transfer. The backward transfer is associated with OP CODE 59₁₆ (131₈).

Approximate execution time: 1.95 microseconds for CF = 1; 1.50 microseconds for CF = 0.

2.43 *BNC Y*

Format:

PH	PL	BA	14	OP CODE 1011010 ₂ /1011011 ₂ 132 ₈ /133 ₈ 5A ₁₆ /5B ₁₆	8	7	OFFSET	0
----	----	----	----	---	---	---	--------	---

Function: This instruction is a branch *on not condition*. When the CF is not set (CF = 0), this instruction causes a transfer to a memory location which is determined by adding a number (offset) to the contents of the PA register. When the CF is set (CF = 1), no branch occurs and the next sequential instruction is executed.

Options and requirements: If bit 8 is 0, the offset is positive and causes a forward transfer. The forward transfer is associated with OP CODE 5A₁₆ (132₈). If bit 8 is 1, the offset is negative and causes a backward transfer. The backward transfer is associated with OP CODE 5B₁₆ (133₈).

Approximate execution time: 1.50 microseconds for CF = 1; 1.95 microseconds for CF = 0.

Conditional Long Transfer2.44 *BCL Y*

Format:

PH	PL	BA	14	OP CODE 1010000 ₂ 120 ₈ 50 ₁₆	8	7	0000 ₂ 00 ₈ 0 ₁₆	4	3 BITS (19-16) OF Y	0
PH	PL	15	BITS (15-0) OF Y						0	

Function: This is a branch *on condition* instruction. When the condition flip-flop (CF) is set, this instruction causes a transfer or branch long to memory location Y. If the CF is not set, no transfer occurs and the next sequential instruction is executed.

Approximate execution time: 2.70 microseconds for CF = 1; 1.80 microseconds for CF = 0.

2.45 **BNCL Y**

Format:

PH	PL	BA	14	OP CODE 101000 ₂ 121 ₈ 51 ₁₆	8	7	0000 ₂ 00 ₈ 0 ₁₆	4	3	BITS (19-16) OF Y	0	
PH	PL	15								BITS (15-0) OF Y		0

Function: This instruction is a branch **on not condition**. When the CF is not set (CF = 0), this instruction causes a transfer or branch long to memory location Y. When the CF is set (CF = 1), no branch occurs and the next sequential instruction is executed.

Approximate execution time: 1.80 microseconds for CF = 1; 2.70 microseconds for CF = 0.

2.46 **BX Rx, Y**

Format:

PH	PL	BA	14	OP CODE 0111100 ₂ 074 ₈ 3C ₁₆	8	7	R _x	4	3	BITS (19-16) OF Y	0	
PH	PL	15								BITS (15-0) OF Y		0

Function: When Rx is not equal to zero, this instruction causes Rx to be decremented by one and a transfer to memory location Y to occur. If Rx is equal to zero, no transfer occurs and the next sequential instruction is executed.

Approximate execution time: 2.55 microseconds for Rx = 0; 2.70 microseconds for Rx ≠ 0.

Relative Transfer

2.47 *BRX Rx(RA)*

Format:

PH	PL	BA	14	OP CODE	8	7	0010 ₂ /0011 ₂	4	3	R _x	0
				1010101 ₂			02 ₈ /03 ₈				
				125 ₈			2 ₁₆ /3 ₁₆				
				55 ₁₆							

Function: This instruction causes a transfer to memory location Y which is determined by adding the contents of a general register (Rx) to RA. This instruction only causes forward transfers.

Options and requirements: When RA = R12, the 2₁₆ (02₈) option is used in bits 7 through 4. When RA = R14, the 3₁₆ (03₈) option is used in bits 7 through 4.

Approximate execution time: 2.55 microseconds.

2.48 *BPAX Rx*

Format:

PH	PL	BA	14	OP CODE	8	7	0000 ₂	4	3	R _x	0
				1011100 ₂			00 ₈				
				134 ₈			0 ₁₆				
				5C ₁₆							

Function: This instruction causes a transfer to memory location Y which is determined by adding a general register (Rx) to the PA + 1. This instruction only causes forward transfers.

Approximate execution time: 1.65 microseconds.

Subroutine**2.49 BSA Y**

Format:

PH	PL	BA	14	OP CODE 0111110 ₂ 076 ₈ 3E ₁₆	8	7	0001 ₂ 01 ₈ 1 ₁₆	4	3	BITS (19-16) OF Y	0
PH	PL	15	BITS (15-0) OF Y							0	

Function: This instruction causes the hold-get (HG) register to be decremented by 16; the return address to be stored in words 0 and 1 of the HG area; and a transfer to memory location Y to occur. Bits 4 through 15 of HG area word 0 are cleared.

Options and requirements: Since other instructions use OP CODE 3E₁₆ (076₈), the BSA option is indicated by the 1₁₆ (01₈) in bits 7 through 4 of the first word.

Approximate execution time: 6.15 microseconds.

2.50 BSAI X

Format:

PH	PL	BA	14	OP CODE 1110110 ₂ 166 ₈ 76 ₁₆	8	7	X	0
----	----	----	----	---	---	---	---	---

Function: This instruction causes the HG register to be decremented by 16; the return address to be stored in words 0 and 1 of the HG area; and a transfer to a new address to occur. The address is determined by an 8-bit field (X-low eight bits) in the instruction and 12 bits (12 high bits) in the microprogram store. Bits 4 through 15 of the HG area word 0 are cleared.

Approximate execution time: 5.70 microseconds.

2.51 *BTSA*

Format:

PH	PL	BA	14	OP CODE	8	7	0000 ₂	4	3	0000 ₂	0
				101110 ₁₂			00 ₈			00 ₈	
				135 ₈			0 ₁₆			0 ₁₆	
				5D ₁₆							

Function: This instruction sets the CF to 1 if register 0 is zero, and sets CF to 0 if register 0 is nonzero. The OP CODE FIL bit is set equal to bit 15 in word 0 of the HG area. It branches to the return address stored in words 0 and 1 of the HG area. The HG counter is incremented by 16.

Options and requirements: Since other instructions use OP CODE 5D₁₆ (135₈), the BTSA option is indicated by the 0₁₆ (00₈) in bits 7 through 4.

Approximate execution time: 4.95 microseconds.

2.52 *BTSAN N*

Format:

PH	PL	BA	14	OP CODE	8	7	0011 ₂	4	3	N	0
				101110 ₁₂			03 ₈				
				135 ₈			3 ₁₆				
				5D ₁₆							

Function: This instruction loads the return code N into bits (3 through 0) of register 0. Bits 15 through 4 of register 0 are set to zero. The CF is set to one if register 0 is zero and to zero if register 0 is nonzero. The OP CODE FIL bit is set equal to bit 15 in word 0 of the HG area. A branch is made to the return address which is stored in words 0 and 1 of the HG area. Increments HG counter by 16.

Options and requirements: Since other instructions use OP CODE 5D₁₆ (135₈), the BTSAN option is indicated by the 3₁₆ (03₈) in bits 7 through 4.

Approximate execution time: 5.10 microseconds.

2.53 **BTSAG**

Format:

PH	PL	BA	14	OP CODE 1011101 ₂ 135 ₈ 5D ₁₆	8	7	0001 ₂ 01 ₈ 1 ₁₆	4	3	0000 ₂ 00 ₈ 0 ₁₆	0
----	----	----	----	---	---	---	---	---	---	---	---

Function: This instruction loads registers 2 through 15 from words 2 through 15 of the HG area. The CF is set to one if register 0 is zero, and the CF is set to zero if register 0 is nonzero. The OP CODE FIL bit is set equal to bit 15 in word 0 of the HG area. It causes a branch to the return address stored in words 0 and 1 of the HG area. It causes a branch to the return address stored in words 0 and 1 of the HG area. A 16 is added to the HG counter.

Options and requirements: Since other instructions use OP CODE 5D₁₆ (135₈), the BTSAG instruction is indicated by the 1₁₆ (01₈) in bits 7 through 4.

Approximate execution time: 31.20 microseconds.

2.54 **BTSAGN N**

Format:

PH	PL	BA	14	OP CODE 1011101 ₂ 135 ₈ 5D ₁₆	8	7	0010 ₂ 02 ₈ 2 ₁₆	4	3	N	0
----	----	----	----	---	---	---	---	---	---	---	---

Function: This instruction loads registers 2 through 15 from words 2 through 15 of the HG area. Return code N is loaded into bits 3 through 0 of register 0. Bits 15 through 4 of register 0 are set to zero. The CF is set to one if register 0 is zero and to zero if register 0 is nonzero. The OP CODE FIL bit is set equal to bit 15 in word 0 of the HG area. A branch to the return address stored in words 0 and 1 of the HG area is made. A 16 is added to the HG counter.

Options and requirements: Since other instructions use OP CODE 5D₁₆ (135₈), the BTSAGN instruction is indicated by the 2₁₆ (02₈) in bits 7 through 4.

Approximate execution time: 31.35 microseconds.

2.55 HA

Format:

PH	PL	BA	14	OP CODE	8	7	0001 ₂	4	3	0000 ₂	0
				1110011 ₂			01 ₈			00 ₈	
				163 ₈			1 ₁₆			0 ₁₆	
				73 ₁₆							

Function: This instruction stores R2 through R15 in words 2 through 15 of the HG area. Words 0 and 1 are used to store the return address. The registers stored remain unchanged.

Options and requirements: Since other instructions use OP CODE 73₁₆ (163₈) the HA instruction is indicated by the 1₁₆ (01₈) in bits 7 through 4.

Approximate execution time: 28.55 microseconds.

2.56 GA

Format:

PH	PL	BA	14	OP CODE	8	7	0000 ₂	4	3	0000 ₂	0
				1110011 ₂			00 ₈			00 ₈	
				163 ₈			0 ₁₆			0 ₁₆	
				73 ₁₆							

Function: This instruction loads R2 through R15 from words 2 through 15 of the HG area.

Options and requirements: Since other instructions use OP CODE 73₁₆ (163₈), the GA instruction is indicated by the 0₁₆ (00₈) in bits 7 through 4.

Approximate execution time: 26.55 microseconds.

2.57 HN Rx,N

Format:

PH	PL	BA	14	OP CODE	8	7	R _x	4	3	N	0
				1110101 ₂							
				165 ₈							
				75 ₁₆							

Function: This instruction stores the contents of a general register (Rx) in word N of the HG area.

Approximate execution time: 2.70 microseconds.

2.58 GN Rx,N

Format:

PH	PL	BA	14	OP CODE 1110100 ₂ 164 ₈ 74 ₁₆	8	7	R _x	4	3	N	0
----	----	----	----	---	---	---	----------------	---	---	---	---

Function: This instruction loads the contents of word number N of the HG area into a general register (R_x).

Approximate execution time: 2.55 microseconds.

2.59 PIE

Format:

PH	PL	BA	14	OP CODE 1011101 ₂ 135 ₈ 5D ₁₆	8	7	0100 ₂ 04 ₈ 4 ₁₆	4	3	0000 ₂ 00 ₈ 0 ₁₆	0
----	----	----	----	---	---	---	---	---	---	---	---

Function: The program interrupt end instruction clears the block interrupt bit in the system status register; restores the OP CODE FIL bit which was saved in bit 15 of word 0 in the HG area; transfers to the return address saved in words 0 and 1 of the HG area; and increments the HG counter by 16.

Options and requirements: Since other instructions use OP CODE 5D₁₆ (135₈), the PIE instruction is indicated by the 4₁₆ (04₈) in bits 7 through 4.

Approximate execution time: 4.20 microseconds.

C. Arithmetic Instructions

2.60 The arithmetic instructions either add or subtract the contents of one register, 16 bits of immediate data, or 4 bits of immediate data to or from another register. Therefore, the arithmetic instructions are divided into the following subclasses:

- (a) Addition
- (b) Subtraction.

Addition

2.61 AI Rx,I

Format:

PH	PL	BA	14	OP CODE 0000111 ₂ 007 ₈ 07 ₁₆	8	7	R _x	4	3	0000 ₂ 00 ₈ 0 ₁₆	0
PH	PL	15							I	0	

Function: This instruction adds 16 bits of immediate data (I) to the contents of a general register (Rx) and stores the results in that general register. If an overflow or carry beyond bit 15 occurs, the CF is set to 1. If no carry or overflow occurs, the CF is cleared.

Options and requirements: Since other instructions use OP CODE 07₁₆ (007₈), the AI option is indicated by the 0₁₆ (00₈) in bits 3 through 0 of the first word.

Approximate execution time: 2.40 microseconds.

2.62 AN Rx,N

Format:

PH	PL	BA	14	OP CODE 0001001 ₂ 011 ₈ 09 ₁₆	8	7	R _x	4	3	N	0
----	----	----	----	---	---	---	----------------	---	---	---	---

Function: This instruction adds 4 bits of data (N) to the contents of a general register (Rx) and then stores the results in that general register. If a carry or overflow occurs, the CF is set to 1. If a carry or overflow does not occur, the CF is cleared.

Approximate execution time: 1.20 microseconds.

2.63 AR Rx,Ry

Format:

PH	PL	BA	14	OP CODE 0000011 ₂ 003 ₈ 03 ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction adds the contents of one general register (R_y) to the contents of another general register (R_x) and stores the results in the register (R_x). R_y remains unchanged.

Approximate execution time: 1.20 microseconds.

2.64 AIS Y

Format:

PH	PL	BA	14	OP CODE 0111110 ₂ 076 ₈ 3E ₁₆	8	7	0010 ₂ 02 ₈ 2 ₁₆	4	3	BITS (19-16) OF Y	
PH	PL	BITS (15-0) OF Y									

Function: This instruction adds one to the contents of memory location Y and stores the result in memory location Y. If a carry or overflow occurs, the CF is set to 1. If a carry or overflow does not occur, the CF is cleared.

Options and requirements: Since other instructions use OP CODE 3E₁₆ (076₈), the AIS option is defined by the 2₁₆ (02₈) in bits 7 through 4 of the first word.

Approximate execution time: 5.40 microseconds.

Subtraction

2.65 *SN Rx,N*

Format:

PH	PL	BA	14	OP CODE 0001000 ₂ 010 ₈ 08 ₁₆	8	7	R _x	4	3	-N	0
----	----	----	----	---	---	---	----------------	---	---	----	---

Function: This instruction subtracts a number (N) from the contents of a general register (R_x) and stores the result in R_x. The subtraction is actually accomplished by adding the 2s complement in N to R_x. If a carry or overflow occurs, the CF is set to 1. If a carry does not occur, the CF is cleared.

Approximate execution time: 1.20 microseconds.

2.66 *SR Rx,Ry*

Format:

PH	PL	BA	14	OP CODE 0001010 ₂ 012 ₈ 0A ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction subtracts the contents of one general register (R_y) from the contents of another general register (R_x) and stores the result in R_x. The subtraction is actually accomplished by adding the 2s complement of R_y to R_x. If a carry or overflow occurs, the CF is set to 1. If a carry or overflow does not occur, the CF is cleared. The contents of R_y remain unchanged.

Approximate execution time: 1.35 microseconds.

2.67 SI Rx,I

Format:

PH	PL	BA	14	OP CODE 0000111 ₂ 007 ₈ 07 ₁₆	8	7	R _x	4	3	0000 ₂ 00 ₈ 016	0
PH	PL	15							-I		0

Function: This instruction subtracts the immediate data (I) from the contents of a general register (R_x) and stores the result in R_x. The subtraction is actually accomplished by adding the 2s complement in I to R_x. If a carry or overflow occurs, the CF is set to 1. If a carry or overflow does not occur, the CF is cleared.

Approximate execution time: 2.40 microseconds.

D. Logic Instructions

2.68 The logic instructions are a powerful class of instructions divided into the following subclasses:

- Boolean functions of two variables—For example, the contents of one register (variable A) are ANDed to the contents of another register (variable B) to perform the Boolean function A-B.
- Rotation—Shifting the contents of a register left or right.
- Comparison—Matching of two variables.
- Zeros test—Testing for all zeros or locating the least significant bit of a word.

Boolean Functions**2.69 COM Rx**

Format:

PH	PL	BA	14	OP CODE 0011011 ₂ 033 ₈ 1B ₁₆	8	7	R _x	4	3	R _x	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction complements the contents of a general register (R_x) and stores the results in the same general register. If the complement stored in R_x is equal to zero, the CF is set. If the complement stored in R_x is not equal to zero, the CF is cleared.

Approximate execution time: 1.125 microseconds.

2.70 COM Rx,Ry

Format:

PH	PL	BA	14	OP CODE 0011011 ₂ 033 ₈ 1B ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction complements the contents of one general register (R_y) and stores the results in another general register (R_x). If the complement stored in R_x is equal to zero, the CF is set. If the complement stored in R_x is not equal to zero, the CF is cleared.

Approximate execution time: 1.20 microseconds.

2.71 NI Rx,I

Format:

PH	PL	BA	14	OP CODE 0000111 ₂ 007 ₈ 07 ₁₆	8	7	R _x	4	3	0010 ₂ 02 ₈ 2 ₁₆	0
PH	PL	15	I						0		

Function: This instruction ANDs 16 bits of immediate data (I) to a general register (R_x) and stores the results in the same general register. If the result is equal to zero, the CF is set to 1. If the result does not equal zero, the CF is cleared.

Options and requirements: Since OP CODE 07₁₆ (007₈) is used by other instructions, the NI instruction is indicated by the 2₁₆ (02₈) in bits 3 through 0 of the first word.

Approximate execution time: 2.40 microseconds.

2.72 NR Rx,Ry

Format:

PH	PL	BA	14	OP CODE 0011000 ₂ 030 ₈ 18 ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction ANDs one general register (R_y) to another general register (R_x) and stores the result in R_x. The contents of the other general register (R_y) remain unchanged. If the results equal zero, the CF is set to 1. If the results do not equal zero, the CF is cleared.

Approximate execution time: 1.20 microseconds.

2.73 OI Rx,I

Format:

PH	PL	BA	14	OP CODE 0000111 ₂ 007 ₈ 07 ₁₆	8	7	R _x	4	3	0011 ₂ 03 ₈ 3 ₁₆	0
PH	PL	15							I		0

Function: This instruction performs the logic operation of Inclusive OR between 16 bits of immediate data (I) and a general register (R_x). The result is stored in R_x. If the result is zero, the CF is set to 1. If the result does not equal zero, the CF is cleared.

Options and requirements: Since other instructions use OP CODE 07₁₆ (007₈), the OI instruction is indicated by the 3₁₆ (03₈) in bits 3 through 0 of the first word.

Approximate execution time: 2.40 microseconds.

2.74 OR Rx,Ry

Format:

PH	PL	BA	14	OP CODE 001100 ₂ 031 ₈ 19 ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	--	---	---	----------------	---	---	----------------	---

Function: This instruction performs the logical operation of Inclusive OR between one general register (R_x) and another general register (R_y). The result is stored in R_x and the contents of R_y remain unchanged. If the results equal zero, the CF is set to 1. If the results do not equal zero, the CF is cleared.

Approximate execution time: 1.20 microseconds.

2.75 XI Rx,I

Format:

PH	PL	BA	14	OP CODE 0000111 ₂ 007 ₈ 07 ₁₆	8	7	R _x	4	3	0100 ₂ 04 ₈ 4 ₁₆	0
PH	PL	15	I						0		

Function: This instruction performs the logic operation of Exclusive OR between 16 bits of immediate data (I) and one of the general registers (R_x). The result is stored in R_x. If the result is equal to zero, the CF is set to 1. If the result does not equal zero, the CF is cleared.

Options and requirements: Since other instructions use OP CODE 07₁₆ (007₈), the XI instruction is indicated by the 4₁₆ (04₈) in bits 3 through 0 of the first word.

Approximate execution time: 2.40 microseconds.

2.76 XR Rx,Ry

Format:

PH	PL	BA	14	OP CODE 0011010 ₂ 032 ₈ 1A ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction performs the logic operation of Exclusive OR between one general register (Rx) and another general register (Ry). The result is stored in Rx and the contents of Ry remain unchanged. If the result is equal to zero, the CF is set to 1. If the result does not equal zero, the CF is cleared.

Approximate execution time: 1.20 microseconds.

2.77 ZR Rx

Format:

PH	PL	BA	14	OP CODE 0000110 ₂ 006 ₈ 06 ₁₆	8	7	R _x	4	3	0000 ₂ 00 ₈ 0 ₁₆	0
----	----	----	----	---	---	---	----------------	---	---	---	---

Function: This instruction zeroes the contents of a general register (Rx). The CF is unchanged.

Approximate execution time: 1.20 microseconds.

Comparison**2.78 CR,Rx,Ry**

Format:

PH	PL	BA	14	OP CODE 0100000 ₂ 040 ₈ 20 ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction compares the contents of one general register (Rx) to the contents of another general register (Ry) on a bit-by-bit basis. If all the bits match, the CF is set to 1. If one of the bit positions mismatch, the CF is cleared. The contents of both Rx and Ry remain unchanged.

Approximate execution time: 1.20 microseconds.

2.79 CRM Rx,Ry,M

Format:

PH	PL	BA	14	OP CODE 0011110 ₂ 036 ₈ 1E ₁₆	8	7	Rx	4	3	Ry	0
PH	PL	15	M								0

Function: This instruction compares the contents of one general register (Rx) to the contents of another general register (Ry) on a bit-by-bit basis for every bit in the mask that is one. If all the bits compared match, the CF is set to 1. If one or more of the compared bits mismatch, the CF is cleared. The contents of Rx and Ry are unchanged by this instruction.

Approximate execution time: 2.40 microseconds.

2.80 CI Rx,I

Format:

PH	PL	BA	14	OP CODE 0000111 ₂ 007 ₈ 07 ₁₆	8	7	Rx	4	3	010 ₁₂ 05 ₈ 5 ₁₆	0
PH	PL	15	I								0

Function: This instruction compares the contents of one general register (Rx) to the immediate data (I) in the second word of this instruction on a bit-by-bit basis. If all the bits match, the CF is set to 1. If one of the bits mismatch, the CF is cleared. The contents of Rx remain unchanged.

Approximate execution time: 2.40 microseconds.

2.81 CIRM Rx,I,N,M

Format:

PH	PL	BA	14	OP CODE 0011111 ₂ 037 ₈ 1F ₁₆	8	7	R _x	4	3	N	0
PH	PL	15	MASK		8	7	I		0		

Function: This instruction causes the contents of a general register (R_x) to be rotated right by N positions. After rotation, the low eight bits are compared to the immediate data (I) on a bit-for-bit basis for each bit in the mask that is one. If all the bits compared match, the CF is set to 1. If any one of the bits compared mismatch, the CF is cleared. The contents of R_x remain unchanged.

Approximate execution time: 2.40 microseconds.

Rotation

2.82 RL Rx,Ry

Format:

PH	PL	BA	14	OP CODE 0010010 ₂ 022 ₈ 12 ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction rotates the contents of a general register (R_x) left by N bit positions. The amount of rotation is determined by the low four bits of another general register (R_y). The contents of R_y remain unchanged.

Approximate execution time: 2.70 microseconds.

2.83 RR Rx,Ry

Format:

PH	PL	BA	14	OP CODE 0010011 ₂ 023 ₈ 13 ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction rotates the contents of a general register (R_x) right by N bit positions. The amount of rotation is determined by the low four bits of another general register (R_y). The contents of R_y remain unchanged.

Approximate execution time: 1.50 microseconds.

2.84 RRN Rx,N

Format:

PH	PL	BA	14	OP CODE 0010001 ₂ 021 ₈ 11 ₁₆	8	7	R _x	4	3	N	0
----	----	----	----	---	---	---	----------------	---	---	---	---

Function: This instruction rotates the contents of a general register (R_x) right by N bit positions. The amount of rotation (N) is determined by bits 3 through 0 of this instruction.

Approximate execution time: 1.20 microseconds.

2.85 RLN Rx,N

Format:

PH	PL	BA	14	OP CODE 0010001 ₂ 021 ₈ 11 ₁₆	8	7	R _x	4	3	16-N	0
----	----	----	----	---	---	---	----------------	---	---	------	---

Function: This instruction rotates the contents of a general register (R_x) left by 16-N bit positions.

Approximate execution time: 1.20 microseconds.

Zeros Test**2.86 TZ Rx**

Format:

PH	PL	BA	14	OP CODE 0011000 ₂ 030 ₈ 18 ₁₆	8	7	R _x	4	3	R _x	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction tests a general register (Rx) for all zeros. If Rx is equal to zero, the CF is set. If Rx is not equal to zero, the CF is cleared.

Approximate execution time: 1.20 microseconds.

2.87 FLZ Rx,Ry

Format:

PH	PL	BA	14	OP CODE 010000 ₂ 04 ₁₆ 21 ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	--	---	---	----------------	---	---	----------------	---

Function: This instruction detects the least significant zero in one of the general registers (Rx). If a zero is found, its location is placed in bits 3 through 0 of another general register (Ry), the CF is set to one, and bits 15 through 4 of Ry are zeroed. The zero in Rx is set to 1. If a zero is not found, the CF is cleared and Ry is unchanged.

Approximate execution time: 1.95 microseconds for zero found; 1.125 microseconds for no zero found.

E. Bit Operational Instructions

2.88 The bit operational instructions involve the performing of a function on a single bit and are divided into the following subclasses:

- (a) Set instructions
- (b) Clear instructions
- (c) Test instructions.

SECTION 254-340-102

Setting of a Bit

2.89 SCF

Format:

PH	PL	BA	14	OP CODE	8	7	0000 ₂	4	3	0000 ₂	0
				0100000 ₂			00 ₈			00 ₈	
				040 ₈			0 ₁₆			0 ₁₆	
				20 ₁₆							

Function: This instruction sets the CF flip-flop to 1.

Approximate execution time: 1.20 microseconds.

2.90 SOP

Format:

PH	PL	BA	14	OP CODE	8	7	0000 ₂	4	3	0001 ₂	0
				0001101 ₂			00 ₈			01 ₈	
				015 ₈			0 ₁₆			1 ₁₆	
				00 ₁₆							

Function: This instruction sets the OP CODE FIL bit. The setting of this bit provides an additional 128 OP codes for use besides the 3A common system OP codes.

Options and requirements: Since other instructions use OP CODE 0D₁₆ (015₈), the SOP instruction is indicated by option 1₁₆ (01₈) in bits 0 through 3.

Approximate execution time: 1.20 microseconds.

2.91 SBN R_x,B

Format:

PH	PL	BA	14	OP CODE	8	7	R _x	4	3	B	0
				0101100 ₂							
				054 ₈							
				2C ₁₆							

Function: This instruction sets the selected bit (B) to 1 in a general register (R_x). The remaining bits of the general register are unchanged.

Approximate execution time: 1.20 microseconds.

2.92 SBR Rx,Ry

Format:

PH	PL	BA	14	OP CODE 0101101 ₂ 055 ₈ 2D ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction sets a bit (B) in a general register (R_x). The location of bit B is determined by the low four bits of another general register (R_y). The remaining bits of the general register (R_x) are unchanged.

Approximate execution time: 1.20 microseconds.

2.93 SBS N(RA),B

Format:

PH	PL	BA	14	OP CODE 1100010 ₂ /1100011 142 ₈ /143 ₈ 62 ₁₆ /63 ₁₆	8	7	B	4	3	N	0
----	----	----	----	--	---	---	---	---	---	---	---

Function: This instruction sets bit B in a memory word. The location of the word is determined by adding a number (N) to the contents of RA. The remaining bits of the memory word are unchanged.

Options and requirements: When RA = R12, bit 8 is 0 and OP CODE 62₁₆ (142₈) is used. When RA = R14, bit 8 is 1 and OP CODE 63₁₆ (143₈) is used.

Approximate execution time: 4.35 microseconds.

Clearing of a Bit**2.94 ZCF**

Format:

PH	PL	BA	14	OP CODE 0001001 ₂ 011 ₈ 09 ₁₆	8	7	0000 ₂ 00 ₈ 0 ₁₆	4	3	0000 ₂ 00 ₈ 0 ₁₆	0
----	----	----	----	---	---	---	---	---	---	---	---

Function: This instruction clears the CF flip-flop by setting it to zero.

Approximate execution time: 1.20 microseconds.

2.95 ZBN Rx,B

Format:

PH	PL	BA	14	OP CODE 0100100 ₂ 044 ₈ 24 ₁₆	8	7	R _x	4	3	B	0
----	----	----	----	---	---	---	----------------	---	---	---	---

Function: This instruction clears a bit (B) in a general register (R_x). The remaining bits of the general register (R_x) are unchanged.

Approximate execution time: 1.20 microseconds.

2.96 ZBR Rx,Ry

Format:

PH	PL	BA	14	OP CODE 0100101 ₂ 045 ₈ 25 ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction clears a bit (B) in a general register (R_x). The location of bit B is determined by the low four bits of another general register (R_y). The remaining bits of the general register (R_x) are unchanged.

Approximate execution time: 1.20 microseconds.

2.97 ZBS N(RA),B

Format:

PH	PL	BA	14	OP CODE 1100100 ₂ /1100101 ₂ 144 ₈ /145 ₈ 64 ₁₆ /65 ₁₆	8	7	B	4	3	N	0
----	----	----	----	---	---	---	---	---	---	---	---

Function: This instruction clears bit B in a memory word. The location of the word is determined by adding a number (N) to the contents of RA. The remaining bits of the memory word are unchanged.

Options and requirements: When RA = R12, bit 8 is 0 and OP CODE 64₁₆ (144₈) is used. When RA = R14, bit 8 is 1 and OP CODE 65₁₆ (145₈) is used.

Approximate execution time: 4.35 microseconds.

2.98 ZOP

Format:

PH	PL	BA	14	OP CODE	8	7	0000 ₂	4	3	0000 ₂	0
				000110 ₁₂			00 ₈			00 ₈	
				015 ₈			0 ₁₆			0 ₁₆	
				0D ₁₆							

Function: This instruction clears the OP CODE FIL bit which points to the common systems set of OP codes associated with the 3A.

Options and requirements: Since other instructions use OP CODE 0D₁₆ (015₈), the ZOP instruction is indicated by the 0₁₆ (00₈) in bits 0 through 3.

Approximate execution time: 1.20 microseconds.

Testing of a Bit

2.99 ICF Rx,N

Format:

PH	PL	BA	14	OP CODE	8	7	R _x	4	3	N	0
				0110000 ₂							
				060 ₈							
				30 ₁₆							

Function: This instruction tests and inserts the state of the CF into bit N of a general register (Rx). If the CF is equal to 1, bit N of Rx is set. If the CF is equal to 0, bit N of Rx is cleared. The remaining bits of the general register (Rx) are unchanged.

Approximate execution time: 1.20 microseconds.

2.100 *TRPL Rx*

Format:

PH	PL	BA	14	OP CODE 1011110 ₂ 136 ₈ 5E ₁₆	8	7	0000 ₂ 00 ₈ 0 ₁₆	4	3	R _x	0
----	----	----	----	---	---	---	---	---	---	----------------	---

Function: This instruction tests the low parity (PL) bit (parity on bits 7 through 0) of a general register (R_x). If the PL is equal to 1, the CF is set to 1. If the PL is equal to 0, the CF is cleared.

Options and requirements: Since other instructions use OP CODE 5E₁₆ (136₈), the TRPL instruction is indicated by the 0₁₆ (00₈) in bits 7 through 4.

Approximate execution time: 1.20 microseconds.

2.101 *TRPH Rx*

Format:

PH	PL	BA	14	OP CODE 1011110 ₂ 136 ₈ 5E ₁₆	8	7	0001 ₂ 01 ₈ 1 ₁₆	4	3	R _x	0
----	----	----	----	---	---	---	---	---	---	----------------	---

Function: This instruction tests the high parity (PH) bit (parity on bits 15 through 8) of a general register (R_x). If the PH is equal to 1, the CF is set to 1. If the PH is equal to 0, the CF is cleared.

Options and requirements: Since other instructions use OP CODE 5E₁₆ (136₈), the TRPH instruction is indicated by the 1₁₆ (01₈) in bits 7 through 4.

Approximate execution time: 1.20 microseconds.

2.102 TSRPL RS

Format:

PH	PL	BA	14	OP CODE 1011111 ₂ 137 ₈ 5F ₁₆	8	7	0000 ₂ 00 ₈ 0 ₁₆	4	3	R _S	0
----	----	----	----	---	---	---	---	---	---	----------------	---

Function: This instruction tests the PL of a special register (RS). If the PL is equal to 1, the CF is set to 1. If the PL is equal to 0, the CF is cleared. The special register may be one of the registers shown in Table A.

Options and requirements: Since other instructions use OP CODE 5F₁₆ (137₈), the TSRPL instruction is indicated by the 0₁₆ (00₈) in bits 7 through 4.

Approximate execution time: 1.20 microseconds.

2.103 TSRPH RS

Format:

PH	PL	BA	14	OP CODE 1011111 ₂ 137 ₈ 5F ₁₆	8	7	0001 ₂ 0 ₁₆ 1 ₁₆	4	3	R _S	0
----	----	----	----	---	---	---	---	---	---	----------------	---

Function: This instruction tests the PH (parity on bits 8 through 19) of a special register (RS). If the PH is equal to 1, the CF is set to 1. If the PH is equal to 0, the CF is cleared.

Options and requirements: Since other instructions use OP CODE 5F₁₆ (137₈), the TSRPH instruction is indicated by the 1₁₆ (01₈) in bits 7 through 4.

Approximate execution time: 1.20 microseconds.

2.104 TBN R_x,B

Format:

PH	PL	BA	14	OP CODE 0101000 ₂ 050 ₈ 28 ₁₆	8	7	R _x	4	3	B	0
----	----	----	----	---	---	---	----------------	---	---	---	---

Function: This instruction tests bit B in a general register (R_x). If the bit is equal to 1, the CF is set. If the bit is equal to 0, the CF is cleared.

Approximate execution time: 1.20 microseconds.

2.105 *TBR Rx,Ry*

Format:

PH	PL	BA	14	OP CODE 0101001 ₂ 051 ₈ 29 ₁₆	8	7	R _x	4	3	R _y	0
----	----	----	----	---	---	---	----------------	---	---	----------------	---

Function: This instruction tests a bit in a general register (R_x). The bit location is determined by the low four bits of another general register (R_y). If the bit tested is equal to 1, the CF is set to 1. If the bit tested is equal to 0, CF is cleared.

Approximate execution time: 1.20 microseconds.

2.106 *TBS N(RA),B*

Format:

PH	PL	BA	14	OP CODE 1010010 ₂ /1010011 ₂ 122 ₈ /123 ₈ 52 ₁₆ /53 ₁₆	8	7	B	4	3	N	0
----	----	----	----	---	---	---	---	---	---	---	---

Function: This instruction tests bit B of a memory location which is determined by adding a number (N) to the contents of RA. If the bit tested is equal to 1, the CF is set. If the bit tested is equal to 0, the CF is cleared.

Options and requirements: When RA = R12, bit 8 is 0 and OP CODE 52₁₆ (122₈) is used. When RA = R14, bit 8 is 1 and OP CODE 53₁₆ (123₈) is used.

Approximate execution time: 3.30 microseconds.

2.107 TCC1

Format:

PH	PL	BA	14	OP CODE	8	7	0001 ₂	4	3	1111 ₂	0
				1011111 ₂			01 ₈			17 ₈	
				137 ₈			1 ₁₆			F ₁₆	
				5F ₁₆							

Function: This instruction sets the CF equal to zero if this instruction is being executed in CC 0. The CF is set equal to one if this instruction is being executed in CC 1.

Options and requirements: Since other instructions use OP CODE 5F₁₆ (137₈), the TCC1 instruction is indicated by the F₁₆ (17₈) in bits 3 through 0.

Approximate execution time: 1.20 microseconds.

F. Input/Output Instructions

2.108 The input/output (I/O) instructions control the status and transmission of an I/O message to a peripheral unit via an I/O channel. The I/O instructions are divided into the following subclasses:

- (a) Control
- (b) Test.

Control**2.109 SIO**

Format:

PH	PL	BA	14	OP CODE	8	7	0000 ₂	4	3	0000 ₂	0
				0100111 ₂			00 ₈			00 ₈	
				047 ₈			0 ₁₆			0 ₁₆	
				27 ₁₆							

Function: This instruction initiates the transmission of an I/O message over one of the I/O channels. This is accomplished in the following sequence; (1) Idle the I/O channel defined in R9 (bits 15 through 10) and load the I/O status register from R9 (bits 9 through 0); (2) Load I/O data (IOD) register from R10; (3) Load R11 from IOD and perform a match on R10 and R11 via use of the data manipulation logic (DML); (4) Transmit message.

Options and requirements: Since other instructions use OP CODE 27₁₆ (047₈), the SIO instruction is indicated by the 0₁₆ (00₈) option in bits 7 through 4 of this instruction.

Approximate execution time: 1.20 microseconds.

2.110 *SMIO*

Format:

PH	PL	BA	14	OP CODE	8	7	0010 ₂	4	3	0000 ₂	0
				0100111 ₂			02 ₈			00 ₈	
				047 ₈			2 ₁₆			0 ₁₆	
				27 ₁₆							

Function: Same as SIO instruction (see paragraph 2.109) except that transmission is a *maintenance* type message.

Options and requirements: Since other instructions use OP CODE 27₁₆ (047₈), the SMIO instruction is indicated by the 2₁₆ (02₈) option in bits 7 through 4 of this instruction.

Approximate execution time: 1.20 microseconds.

2.111 *ZIO*

Format:

PH	PL	BA	14	OP CODE	8	7	0111 ₂	4	3	0000 ₂	0
				0100111 ₂			07 ₈			00 ₈	
				047 ₈			7 ₁₆			0 ₁₆	
				27 ₁₆							

Function: This instruction idles an I/O channel defined in bits 15 through 10 of R9.

Options and requirements: Since other instructions use OP CODE 27₁₆ (047₈), the ZIO instruction is indicated by the 7₁₆ (07₈) in bits 7 through 4.

Approximate execution time: 1.20 microseconds.

Test**2.112 TIO**

Format:

PH	PL	BA	14	OP CODE	8	7	0100 ₂	4	3	0000 ₂	0
				0100111 ₂			04 ₈			00 ₈	
				047 ₈			4 ₁₆			0 ₁₆	
				27 ₁₆							

Function: This instruction tests an I/O channel to determine if an I/O message is present or not. If an I/O message is present, the contents of IOD are gated to R11 and a parity check is performed. The CF is set and the I/O channel is idled. If an I/O message is not present, the CF is cleared and R11 is unchanged. The contents of R10 are not changed by this instruction.

Options and requirements: Since other instructions use OP CODE 27₁₆ (047₈), the TIO instruction is indicated by option 4₁₆ (04₈) in bits 7 through 4 of this instruction.

Approximate execution time: 1.20 microseconds.

2.113 TMIO

Format:

PH	PL	BA	14	OP CODE	8	7	0101 ₂	4	3	0000 ₂	0
				0100111 ₂			05 ₈			00 ₈	
				047 ₈			5 ₁₆			0 ₁₆	
				27 ₁₆							

Function: This instruction is the same as the TIO instruction (see paragraph 2.112) except that it tests for the presence of a **maintenance** type message.

Options and requirements: Since other instructions use OP CODE 27₁₆ (047₈), the TMIO instruction is indicated by the 5₁₆ (05₈) in bits 7 through 4 of this instruction.

Approximate execution time: 1.20 microseconds.

2.114 *TCH*

Format:

PH	PL	BA	14	OP CODE	8	7	0110 ₂	4	3	0000 ₂	0
				0100111 ₂			06 ₈			00 ₈	
				047 ₈			6 ₁₆			0 ₁₆	
				27 ₁₆							

Function: This instruction tests an I/O channel defined in R9 to determine if it is in the idle state or not. If the channel is in the idle state, the CF is set to 1. If the channel is not in the idle state, the CF is cleared.

Options and requirements: Since other instructions use OP CODE 27₁₆ (047₈), the TCH instruction is indicated by the 6₁₆ (06₈) in bits 7 through 4 of this instruction.

Approximate execution time: 1.20 microseconds.

G. Maintenance Instructions—Used to Control the System While in Maintenance Programs

2.115 *HALT*

Format:

PH	PL	BA	14	OP CODE	8	7	0110 ₂	4	3	0000 ₂	0
				1011101 ₂			06 ₈			00 ₈	
				135 ₈			6 ₁₆			0 ₁₆	
				5D ₁₆							

Function: This instruction causes the 3A microcode to loop until it is initialized or interrupted. If the 3A is interrupted, the interrupt will return to the HALT instruction.

2.116 *MI*

Format:

P _H	P _L	BA	14	OP CODE 0010111 ₂ 027 ₈ 17 ₁₆	8	7	SPARE	0
P _H	P _L	15		R _x	8	7	R _y	0

Function: This instruction sets the microinterpret (MINT) flip-flop to indicate the interpret mode. This blocks the normal gating between the microstore and the TO and FROM fields of the MIR and enables several main memory words to be used as microinstructions. R_x is gated to the MIR TO field and R_y is gated to the MIR FROM field, and the indicated micro operation is performed. This process is repeated for each main memory word until the micro operation which clears the MINT is performed.

Options and requirements: Only a linear string of main memory words may be performed during the microinterpret cycle and the last word must clear the MINT bit. Interrupts are not processed when the 3A is in the interpret mode.

Approximate execution time: 1.20 microseconds per main memory access.

2.117 *MIS*

Format:

P _H	P _L	BA	14	OP CODE 0010110 ₂ 026 ₈ 16 ₁₆	8	7	SPARE	0
P _H	P _L	15		R _x	8	7	R _y	0

Function: This instruction sets the MINT which blocks normal gating between the microstore and the TO and FROM fields of the MIR and to indicate the interpret mode. R_x is gated to the MIR TO field and R_y is gated to the MIR FROM field. After the micro operation is performed, the MINT is cleared and the next sequential instruction is performed. Interrupts are not processed when the 3A is in the interpret mode.

Approximate execution time: 2.40 microseconds.

2.118 MSTF N(RA)

Format:

PH	PL	BA	OP CODE 000000 ₁₂ 001 ₈ 01 ₁₆								0000 ₂ /000 ₁₂ 00 ₈ /01 ₈ 0 ₁₆ /1 ₁₆				N			
PH	PL	BECO	CWO	BDSR1	BDSR0	ISO1	IS00	UPD1	UPD0	IDL1	IDL0	RW1	RW0	MM21	MM20	MM11	MM10	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

Function: This instruction results in the following functions:

1. The effective address for this instruction is computed by adding N to RA.
2. The contents of the main memory status register are saved.
3. The main memory status register is loaded from the second word of this instruction.
4. The indicated read/write function using register 0 as the destination/source for the data is performed.
5. The previously saved contents of the main memory status register are restored.
6. The CF is cleared.
7. This instruction keeps an internal timer to prevent the 3A from hanging. If the instruction times out, register 0 is set to all ones.

Options and requirements: Since other instructions use OP CODE 01₁₆ (001₈), the MSTF instruction is indicated by the 0 stored in bit 5 of the first word of this instruction. When RA = R12, bit 4 of the first word is 0. When RA = R14, bit 4 of the first word is 1.

Approximate execution time: 5.40 microseconds.

2.119 *MSTFX Rx(RA)*

Format:

PH	PL	BA	OP CODE 000000 ₁₂ 001 ₈ 01 ₁₆								0010 ₂ /0011 ₂ 02 ₈ /03 ₈ 21 ₁₆ /31 ₁₆				R _x			
PH	PL	BECO	CWO	BDSR1	BDSR0	ISO1	ISO0	UPD1	UPD0	IDL1	IDL0	RW1	RW0	MM21	MM20	MM11	MM10	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

Function: This instruction results in the following functions:

1. Computes the effective address for this instruction by adding R_x to RA.
2. Saves the contents of the main memory status register.
3. Loads the main memory status register from the second word of this instruction.
4. Performs the indicated read/write operation using register 0 as destination/source for the data.
5. Restores the previously saved contents of the main memory register.
6. Clears the CF.
7. Keeps an internal timer to prevent the 3A from hanging. If the instruction times out, register 0 is set to all ones.

Options and requirements: Since other instructions use OP CODE 01₁₆ (001₈), the MSTFX instruction is indicated by the 1 stored in bit 5 of the first word of this instruction. When RA = R12, bit 4 of the first word is 0. When RA = R14, bit 4 of the first word is 1.

Approximate execution time: 5.25 microseconds.

2.120 STAF N(RA)

Format:

PH	PL	BA	OP CODE 1111100 ₂ 174 ₈ 7C ₁₆						0000 ₂ /0001 ₂ 00 ₈ /01 ₈ 0 ₁₆ /11 ₁₆				N				
PH	PL	BECQ	CWD	BDSR1	BDSRC	ISO1	IS00	UPD1	UPD0	IDL1	IDL0	RW1	RW0	MM21	MM20	MM11	MM10
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction results in the following functions:

1. Computes the effective address for this instruction by adding N to RA.
2. Saves the contents of the main memory status register.
3. Loads the main memory status register from the second word of this instruction.
4. Performs the indicated read/write operation using register 0 as destination/source for the data.
5. Parity is corrected on the data received from the store before it is placed in RO.
6. Clears the CF.
7. If a store error C or A bus parity error occurs:
 - (a) The CF is set equal to one.
 - (b) The ER is cleared.
8. Restores the previously saved contents of the main memory status register.
9. Caution: This instruction clears the block hardware check bit in the system state register.
10. This instruction keeps an internal timer to prevent the 3A from hanging.
If the instruction times out, register 0 is set to all ones.

Options and requirements: Bit 4 is determined by the value of RA. It is 0 for RA = 12 and 1 for RA = 14.

Approximate execution time: 7.65 microseconds.

2.121 STAF Rx(RA)

Format:

PH	PL	BA	OP CODE 1111100 ₂ 174 ₈ 7C ₁₆						0010 ₂ /0011 ₂ 02 ₈ /03 ₈ 216/316				R _x				
PH	PL	BECO	CWO	BDSR1	BDSR0	IS01	IS00	UPD1	UPD0	IDL1	IDL0	RW1	RW0	MM21	MM20	MM11	MM10
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction results in the following functions:

1. Computes the effective address for this instruction by adding Rx to RA.
2. Saves the contents of the main memory status register.
3. Loads the main memory status register from the second word of this instruction.
4. Performs the indicated read/write operation using register 0 as destination/source for the data.
5. Parity is corrected on the data received from the store before it is placed in R0.
6. Clears the CF.
7. If a store error C or a bus parity error occurs:
 - (a) The CF is set equal to one.
 - (b) The ER is cleared.
8. Restores the previously saved contents of the main memory status register.
9. Caution: This instruction clears the block hardware check bit in the system state register.
10. This instruction keeps an internal timer to prevent the 3A from hanging.
If the instruction times out, register 0 is set to all ones.

Options and requirements: Bit 4 is determined by the value of RA. It is 0 for RA = 12 and 1 for RA = 14.

Approximate execution time: 7.50 microseconds.

2.122 CONL N(RA)

Format:

PH	PL	BA	OP CODE 1111010 ₂ 172 ₈ 7A ₁₆						0000 ₂ /0001 ₂ 00 ₈ /01 ₈ 016/116				N				
PH	PL	BECO	CWO	BDSR1	BDSR0	ISO1	ISO0	UPD1	UPD0	IDL1	IDL0	RW1	RW0	MM21	MM20	MM11	MM10
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction results in the following functions:

1. Computes the effective address for this instruction by adding N to RA.
2. Saves the contents of the main memory status register.
3. Reads the off-line store without store error correction or processor error correction.
4. Writes the complement of the received data into the off-line store.
5. Restores the previously saved contents of the main memory status register.
6. Clears the condition flip-flop.
7. This instruction keeps an internal timer to prevent the 3A from hanging.
If the instruction times out, register 0 is set to all ones.

Options and requirements: Bit 4 is determined by the value of RA. It is 0 for RA = 12 and 1 for RA = 14.

Approximate execution time: 7.50 microseconds.

2.123 CONL Rx(RA)

Format:

PH	PL	BA	OP CODE 1111010 ₂ 172 ₈ 7A ₁₆							0010 ₂ /0011 ₂ 02 ₈ /03 ₈ 2 ₁₆ /3 ₁₆				R _x			
PH	PL	BECO	CWO	BDSR1	BDSR0	ISO1	ISO0	UPD1	UPD0	IDL1	IDL0	RW1	RW0	MM21	MM20	MM11	MM10
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction results in the following functions:

1. Computes the effective address for this instruction by adding Rx to RA.
2. Saves the contents of the main memory status register.
3. Reads the on-line store without store error correction or processor error correction.
4. Writes the complement of the received data into the on-line store.
5. Restores the previously saved contents of the main memory status register.
6. Clears the condition flip-flop.
7. This instruction keeps an internal timer to prevent the 3A from hanging.
If the instruction times out, register 0 is set to all ones.

Options and requirements: Bit 4 is determined by the value of RA. It is 0 for RA = 12 and 1 for RA = 14.

Approximate execution time: 7.35 microseconds.

SECTION 254-340-102

2.124 COFL N(RA)

Format:

PH	PL	BA	OP CODE 1111011 ₂ 173 ₈ 7B ₁₆								0000 ₂ /0001 ₂ 008/018 016/116				N			
PH	PL	BECO	CWO	BDSR1	BDSR0	IS01	IS00	UPD1	UPD0	IDL1	IDL0	RW1	RW0	MM21	MM20	MM11	MM10	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

Function: This instruction results in the following functions:

1. Computes the effective address for this instruction by adding N to RA.
2. Saves the contents of the main memory status register.
3. Reads the on-line store without store error correction or processor error correction.
4. Writes the complement of the received data into the on-line store.
5. Restores the previously saved contents of the main memory status register.
6. Clears the condition flip-flop.
7. This instruction keeps an internal timer to prevent the 3A from hanging.
If the instruction times out, register 0 is set to all ones.

Options and requirements: Bit 4 is determined by the value of RA. It is 0 for RA = 12 and 1 for RA = 14.

Approximate execution time: 7.80 microseconds.

2.125 COFL Rx(RA)

Format:

PH	PL	BA	OP CODE 1111011 ₂ 173 ₈ 7B ₁₆						0010 ₂ /0011 ₂ 02 ₈ /03 ₈ 2 ₁₆ /3 ₁₆				Rx				
PH	PL	BECO	CWO	BDSR1	BDSR0	ISO1	ISO0	UPD1	UPD0	IDL1	IDL0	RW1	RW0	MM21	MM20	MM11	MM10
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction results in the following functions:

1. Computes the effective address for this instruction by adding Rx to RA.
2. Saves the contents of the main memory status register.
3. Reads the on-line store without store error correction or processor error correction.
4. Writes the complement of the received data into the on-line store.
5. Restores the previously saved contents of the main memory status register.
6. Clears the condition flip-flop.
7. This instruction keeps an internal timer to prevent the 3A from hanging.
If the instruction times out, register 0 is set to all ones.

Options and requirements: Bit 4 is determined by the value of RA. It is 0 for RA = 12 and 1 for RA = 14.

Approximate execution time: 7.65 microseconds.

2.126 NOP

Format:

PH	PL	BA	14	OP CODE 0001100 ₂ 014 ₈ 0C ₁₆	8	7	0000 ₂ 00 ₈ 0 ₁₆	4	3	0000 ₂ 00 ₈ 0 ₁₆	0
----	----	----	----	---	---	---	---	---	---	---	---

Function: No operation

Approximate execution time: 1.20 microseconds.

SECTION 254-340-102

H. Miscellaneous

2.127 COFLX Rx(RA)

Format:

P _H	P _L	BA	14	OP CODE	8	7	0010 ₂ /0011 ₂	4	3	0
				1111011 ₂			02 ₈ /03 ₈		R _X	
				173 ₈			21 ₆ /31 ₆			
				7B ₁₆						

Function: This instruction effects a complement write the off-line store at location RA indexed by Rx:

1. Compute the effective address for this instruction by adding Rx to RA.
2. Save the contents of the main memory status register.
3. Read the off-line store without store error correction or processor error corrections.
4. Write the complement of the received data into the off-line store.
5. Restore the previously saved contents of the main memory status register.
6. Zero the condition flip-flop.
7. This instruction starts an internal timer to prevent the CC from hanging. If the timer times out, register 0 is set to all ones.

Options and requirements: Bit 4 is determined by the value of RA. It is 0 for RA = 12 and 1 for RA = 14.

Approximate execution time: 10.05 microseconds.

2.128 *CONLX Rx(RA)*

Format:

P _H	P _L	BA	14	OP CODE	8	7	0010 ₂ /0011 ₂	4	3	0
				1111010 ₂			02 ₈ /03 ₈			R _X
				172 ₈			216/316			
				7A ₁₆						

Function: This instruction effects a complement write the on-line store at location RA indexed by Rx:

1. Compute the effective address for this instruction by adding Rx to RA.
2. Save the contents of the main memory status register.
3. Read the on-line store without store error correction or processor error correction.
4. Write the complement of the received data into the on-line store.
5. Restore the previously saved contents of the main memory status register.
6. Zero the condition flip-flop.
7. This instruction starts an internal timer to prevent the CC from hanging. If the timer times out, register 0 is set to all ones.

Options and requirements: Bit 4 is determined by the value of RA. It is 0 for RA = 12 and 1 for RA = 14.

Approximate execution time: 9.75 microseconds.

2.129 STAFX $R_x(RA)$

Format:

P_H	P_L	BA	OP CODE 1111100 ₂ 174 ₈ 7C ₁₆								0010 ₂ /0011 ₂ 02 ₈ /03 ₈ 216/316				R _X			
P_H	P_L	BECC	CNO	BDSR1	BDSRO	IS01	IS00	UPD1	UPD0	IDL1	IDL0	RW1	RW0	MM21	MM20	MM11	MM10	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

Function: This instruction effects a store access function using register 0 at location RA indexed by R_x :

1. Compute the effective address for this instruction by adding R_x to RA.
2. Save the contents of the main memory status register.
3. Load the main memory status register from the second word of this instruction. The isolate bits are left as they were upon entry.
4. Perform the indicated read/write operation using register 0 as destination/source for the data.
5. Parity is corrected on the data received from the store before it is placed in register 0.
6. Zero the condition flip-flop.
7. If a store error C occurs, the condition flip-flop is set to a 1 and the error register is cleared.
8. Restore the previously saved contents of the main memory status register.
9. This instruction starts an internal time to prevent the CC from hanging. If the timer times out, register 0 is set to all ones.

Options and requirements: Bit 4 is determined the value of RA. It is 0 for RA = 12 and 1 for RA = 14.

Approximate execution time: 9.3 microseconds.

3. GENERAL PURPOSE PHASE 1 EXTENSIONS TO THE 3A PROCESSOR INSTRUCTION SET

3.01 Extended instructions are added to the basic set to facilitate the implementation of the extended operating system and to enhance its functional capabilities.

3.02 The added (extended) instructions provide the following features:

- Supervisor call
- Subroutine call and return via register links
- Shift
- Move block
- Signed arithmetic
- Test and set
- Breakpoint execute
- Improved base register addressing capabilities
- Communications
- Parallel channel
- Direct memory access.

DESCRIPTION OF THE GENERAL PURPOSE EXTENSIONS TO THE BASIC 3A INSTRUCTION SET

3.03 The information contained in Parts 1 and 2 of this section applies to the extended instruction set except as specifically detailed.

General Instruction Format (See Paragraphs 2.05 Through 2.11)

3.04 Specific information and the precise format(s) for each of the extended instructions follows.

Classes of Instructions (See Paragraph 2.12)

3.05 The extended instructions are described within the class to which they apply. Definitions of terms used in the description of extended instructions are given in Table B.

SECTION 254-340-102

A. Data Transfer Instructions (See Paragraph 2.13)

Memory-to-Register

3.06 *LALL Y* (Load all registers from memory)

Format:

PH	PL	BA	OP CODE 0101011 ₂ 053 ₈ 2B ₁₆	0010 ₂ 02 ₈ 2 ₁₆	Y 19-16												
PH	PL	Y 15-0															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction loads registers R0, R1, . . . , R15 from memory, at locations Y, Y+1, . . . , Y+15, respectively.

Approximate execution time: 27.9 microseconds.

3.07 *LALLI Y*

Format:

PH	PL	BA	OP CODE 0101011 ₂ 053 ₈ 2B ₁₆	0101 ₂ 05 ₈ 5 ₁₆	Y 19-16												
PH	PL	Y 15-0															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: Load all registers indirect. Load registers R0 through R15 from memory starting at the address specified by the 20 bits at locations Y and Y+1.

3.08 LB Rx,RPx

Format:

PH	PL	BA	OP CODE 0111111 ₂ 077 ₈ 3F ₁₆	RP _x	0010 ₂ 02 ₈ 2 ₁₆												
PH	PL	0000000 ₂ 000 ₈ 00 ₁₆		RP _x	R _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction loads a byte into Rx from a memory location derived from RPx:

- Compute the word address. See Appendix 1.
- Load register byte (bits 7 through 0 of Rx) with the contents of buffer byte.
- Bits 15 through 8 of Rx are unchanged.
- CF is unchanged.

Options and requirements: Since other instructions use OP CODE 3F₁₆ (077₈), the LB option is indicated by the 2₁₆ (02₈) in bits 0 through 3 of the first word.

Approximate execution time: 5.40 microseconds.

3.09 LBA R_x, RP_x

Format:

PH	PL	BA	OP CODE 0111111 ₂ 077 ₈ 3F ₁₆	RP _x	0011 ₂ 03 ₈ 3 ₁₆												
PH	PL	00000000 ₂ 000 ₈ 00 ₁₆		RP _x	R _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction loads a byte into R_x from a memory location derived from RP_x and increment count:

- Compute the word address. See Appendix 1.
- Load register byte (bits 7 through 0 of R_x) with the contents of buffer byte.
- Increment byte count by 1.
- Bits 15 through 8 of R_x are unchanged.
- CF is unchanged.

Options and requirements: Since other instructions use OP CODE 3F₁₆ (077₈), the LBA option is indicated by the 3₁₆ (03₈) in bits 0 through 4 of the first word.

Approximate execution time: 5.55 microseconds.

3.10 \blacklozenge LDK $RP_x, K(RP_y)$

Format:

P _H	P _L	BA	OP CODE 0001011 ₂ 013 ₈ 0B ₁₆	1000 ₂ 10 ₈ 8 ₁₆	RP _y												
P _H	P _L	K			RP _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: Load register pair at base plus offset. Load registers RP_x and RP_x+1 from memory at the address formed by adding the offset K to the 20-bit base address in RP_y.

3.11 \blacktriangledown LDX $RP_x, R_x(RP_y)$

Format:

P_H	P_L	BA	OP CODE 0000010 ₂ 002 ₈ 02 ₁₆					1000 ₂ 10 ₈ 8 ₁₆			RP_y						
P_H	P_L	0					R_x			RP_x							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: Load register pair from memory at base plus index. Load registers RP_x and RP_{x+1} from memory at the address formed by adding the contents of index register R_x to the 20-bit base address in RP_y .

3.12 *LMP Y* (See paragraph 3.15 for function of this instruction.)

Format:

P_H	P_L	BA	OP CODE 0101011 ₂ 053 ₈ 2B ₁₆					0000 ₂ 00 ₈ 0 ₁₆			Y 19-16						
P_H	P_L	Y 15-0															
P_H	P_L	DATA															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 5.25 microseconds.

3.13 **LMPK K(RP_x)** (See paragraph 3.15 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0100110 ₂ 046 ₈ 26 ₁₆	0010 ₂ 02 ₈ 2 ₁₆	RP _x												
PH	PL	K			0000 ₂ 00 ₈ 0 ₁₆												
PH	PL	DATA															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 6.3 microseconds.

3.14 **LMPX R_x(RP_x)** (See paragraph 3.15 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0100110 ₂ 046 ₈ 26 ₁₆	0001 ₂ 01 ₈ 1 ₁₆	RP _x												
PH	PL	00000000 ₂ 000 ₈ 00 ₁₆			R _x	0000 ₂ 00 ₈ 0 ₁₆											
PH	PL	DATA															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 6.3 microseconds.

3.15 Function of the instructions in paragraphs 3.12 (LMP Y), 3.13 [LMPK K(RP_x)], and 3.14 [LMPX R_x(RP_x)]: The instructions load multiple registers as specified by the data word following the instruction in the following manner:

- Compute the effective address (EA).
- Pick up the data word which **must** immediately follow this instruction and increment the program address (PA) to point to the instruction following the data word (3-word instruction).
- Scan each bit in the data word from bits 0 through 15. If the bit is a one, load the register corresponding to the bit position with the contents of memory at location EA+m where m is the number of ones in the bits of the data word which are less significant than the bit being operated on.
- The initial values of R_x, RP_x, and RP_x+1 are used to compute the EA. These registers may be loaded during execution of the instruction.

3.16 **LRP RP_x,Y** (See paragraph 3.19 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0110100 ₂ 064 ₈ 34 ₁₆	RP _x	Y 19-16												
PH	PL	Y 15-0															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 6.75 microseconds.

3.17 **LRPK RP_x,K(RP_y)** (See paragraph 3.19 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0001011 ₂ 013 ₈ 0B ₁₆	0100 ₂ 04 ₈ 4 ₁₆	RP _y												
PH	PL	K				RP _x											
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 7.02 microseconds.

3.18 **LRPX RP_x,R_x(RP_y)** (See paragraph 3.19 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0000010 ₂ 002 ₈ 02 ₁₆	0100 ₂ 04 ₈ 4 ₁₆	RP _y												
PH	PL	0000000 ₂ 000 ₈ 00 ₁₆				RP _x											
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 7.05 microseconds.

SECTION 254-340-102

3.19 Function of the instructions in paragraphs 3.16 (LRP RP_x,Y), 3.17 [LRPK RP_x,K(RP_y)], and 3.18 [LRPX RP_x,R_x(RP_y)]: The instructions load a register pair from memory (20 bits) in the following manner.

- Compute the effective address (EA).
- Load 20 bits of address information into registers RP_x, RP_x+1 from memory at locations EA and EA+1.


Contents of EA bits 3 through 0 are loaded into RP_x bits 3 through 0.

Contents of EA+1 bits 15 through 0 are loaded into RP_x+1 bits 15 through 0.

- The upper 12 bits of RP_x are unchanged.
- If RP_x equals RP_y, the initial value is used to determine the EA.

3.20 LRPI RP_x,YI

Format:




Function: This instruction loads a register pair with immediate data (20 bits) in the following manner:

- Load 20 bits of immediate data into registers RP_x and RP_x+1.
- The upper 12 bits of RP_x are unchanged.

Approximate execution time: 2.7 microseconds.

3.21 *LRPAK RP_x,K(RP_y)*

Format:



Function: This instruction effects a load pair RP_x from memory at location RP_y displaced by K and update RP_y:

1. Compute the effective address (EA = K+RP_y).
2. Update RP_y.

EA bits 19 through 16 are loaded into RP_y bits 3 through 0.

EA bits 15 through 0 are loaded into RP_y+1 bits 15 through 0.

RP_y bits 15 through 4 are unaffected.

3. Load RP_x with 20 bits of data from memory location EA.

Contents of EA bits 3 through 0 are loaded into RP_x bits 3 through 0.

Contents of EA+1 bits 15 through 0 are loaded into RP_x+1 bits 15 through 0.

RP_x bits 15 through 4 are unaffected.

3.22 LRPAX $RP_x, R_x(RP_y)$

Format:

P_H	P_L	BA	OP CODE 0010000 ₂ 020 ₈ 10 ₁₆					0100 ₂ 04 ₈ 4 ₁₆				RP_y					
P_H	P_L	0					R_x				RP_x						
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a load register pair RP_x from memory at location RP_y indexed by R_x and update RP_y :

1. Compute the effective address ($EA = R_x + RP_y$).
2. Update RP_y .

EA bits 19 through 16 are loaded in RP_y bits 3 through 0.

EA bits 15 through 0 are loaded into RP_{y+1} bits 15 through 0.

RP_y bits 15 through 4 are unaffected.

3. Load RP_x with 20 bits of data from memory location EA.

Contents of EA bits 3 through 0 are loaded into RP_x bits 3 through 0.

Contents of EA+1 bits 15 through 0 are loaded into RP_{x+1} bits 15 through 0.

RP_x bits 15 through 4 are unaffected.

3.23 LXAK $R_x, K(RP_x)$ (See paragraph 3.25 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0100011 ₂ 043 ₈ 23 ₁₆	0001 ₂ 01 ₈ 1 ₁₆	RP _x												
PH	PL	K			R _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 6.0 microseconds.

3.24 LXAX $R_x, R_y(RP_x)$ (See paragraph 3.25 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0010000 ₂ 020 ₈ 10 ₁₆	0001 ₂ 01 ₈ 1 ₁₆	RP _x												
PH	PL	00000000 ₂ 000 ₈ 00 ₁₆			R _y	R _x											
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 6.0 microseconds.

3.25 Function of instructions in paragraphs 3.23 [LXAK $R_x, K(RP_x)$] and 3.24 [LXAX $R_x, R_y(RP_x)$]: The instructions load a register from memory and update register pair in the following manner:

- Compute the effective address (EA).
- Update 20 bits of RP_x, RP_x+1 to the EA. The upper 12 bits of RP_x are unchanged.
- Load R_x with the contents of memory at the EA.



If R_x equals RP_x or RP_x+1 , the register just updated will be overwritten by the contents of memory at the EA.

3.26 LXX Rx,K(RPx)

Format:

PH	PL	BA	OP CODE 0001011 ₂ 013 ₈ 0B ₁₆	0001 ₂ 01 ₈ 1 ₁₆	RP _x												
PH	PL	K			R _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction loads a register from memory in the following manner:

- Compute the effective address (EA).
- Load Rx with contents of memory at the EA.



If Rx equals RP_x or RP_x+1, the initial contents (before load) will be used to compute the EA.

Approximate execution time: 4.65 microseconds.

3.27 LXX Rx,Ry(RPx)

Format:

PH	PL	BA	OP CODE 0000010 ₂ 002 ₈ 02 ₁₆	0001 ₂ 01 ₈ 1 ₁₆	RP _x												
PH	PL	00000000 ₂ 000 ₈ 00 ₁₆			R _y	R _x											
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction loads a register from memory in the following manner:

- Compute effective address EA.
- Load Rx with contents of memory at the EA.



If Rx equals RP_x or RP_x+1, the initial contents (before load) will be used to compute the EA.

Approximate execution time: 4.65 microseconds.

Register-to-Memory Instructions

3.28 *STALL Y*

Format:

PH	PL	BA	OP CODE 0101011 ₂ 053 ₈ 2B ₁₆	01	Y 19-16												
PH	PL	Y 15-0															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction stores all registers in memory. It stores the contents of registers R0, R1, . . . , R15 into memory locations Y, Y+1, . . . , Y+15, respectively.

Approximate execution time: 28.5 microseconds.

3.29 *STALLI Y*

Format:

PH	PL	BA	OP CODE 0101011 ₂ 053 ₈ 2B ₁₆	0110 ₂ 06 ₈ 6 ₁₆	Y 19-16												
PH	PL	Y 15-0															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: Store all registers indirect. Store registers R0 through R15 into memory starting at the address specified by the 20 bits at locations Y and Y+1.♦

3.30 STB R_x, RP_x

Format:

PH	PL	BA	OP CODE 0111111 ₂ 077 ₈ 3F ₁₆	RP_x	0100 ₂ 04 ₈ 4 ₁₆												
PH	PL	0	0000000 ₂ 000 ₈ 00 ₁₆	RP_x	R_x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction stores a byte from register (R_x) into memory location derived from the RP_x :

- Compute the word address. See Appendix 1.
- Store register byte into buffer byte (other byte remains unchanged).
- CF is unchanged.

Options and requirements: Since other instructions use OP CODE 3F₁₆ (077₈), the STB option is indicated by the 4₁₆ (04₈) in bits 0 through 4 of the first word.

Approximate execution time: 6.45 microseconds.

3.31 *STBA R_x,RP_x*

Format:

PH	PL	BA	OP CODE 0111111 ₂ 077 ₈ 3F ₁₆	RP _x	0101 ₂ 05 ₈ 5 ₁₆												
PH	PL	0000000 ₂ 000 ₈ 00 ₁₆		RP _x	R _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction stores a byte from register (R_x) into memory location derived from RP_x and increment count:

- Compute the word address. See Appendix 1.
- Store register byte into buffer byte (other byte remains unchanged).
- Increment byte count by 1.
- CF is unchanged.

Options and requirements: Since other instructions use OP CODE 3F₁₆ (077₈), the STBA option is indicated by the 5₁₆ (05₈) in bits 0 through 3 of the first word.

3.32 *◆STDK RP_x,K(RP_y)*

Format:

P _H	P _L	BA	OP CODE 0001011 ₂ 013 ₈ 0B ₁₆	1001 ₂ 11 ₈ 9 ₁₆	RP _y												
P _H	P _L	K			RP _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: Store register pair in memory at base plus offset. Store registers RP_x and RP_x+1 into memory at the address formed by adding the offset K to the 20-bit base address in RP_y.◆

3.33 **STDX** $RP_x, R_x(RP_y)$

Format:

P_H	P_L	BA	OP CODE 0000010 ₂ 002 ₈ 02 ₁₆					1001 ₂ 11 ₈ 9 ₁₆			RP _Y						
P_H	P_L	0					R _X			RP _X							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: Store register pair at base plus index. Store registers RP_x and RP_x+1 into memory at the address formed by adding the contents of index register R_x to the 20-bit base address in RP_y.

3.34 **STMP** Y (See paragraph 3.37 for function of this instruction.)

Format:

P_H	P_L	BA	OP CODE 0101011 ₂ 053 ₈ 2B ₁₆					0001 ₂ 01 ₈ 1 ₁₆			Y 19-16						
P_H	P_L	Y 15-0															
P_H	P_L	DATA															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 5.25 microseconds.

3.35 STMPK K(RP_x) (See paragraph 3.37 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0100110 ₂ 046 ₈ 26 ₁₆	0100 ₂ 04 ₈ 4 ₁₆	RP _x												
PH	PL	K			0000 ₂ 00 ₈ 0 ₁₆												
PH	PL	DATA															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 6.3 microseconds.

3.36 STMPX Rx(RP_x) (See paragraph 3.37 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0100110 ₂ 046 ₈ 26 ₁₆	0011 ₂ 03 ₈ 3 ₁₆	RP _x												
PH	PL	00000000 ₂ 000 ₈ 00 ₁₆			R _x	0000 ₂ 00 ₈ 0 ₁₆											
PH	PL	DATA															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 6.3 microseconds.

3.37 Function of instructions in paragraphs 3.34 (STMP Y), 3.35 [STMPK K(RP_x)], and 3.36 [STMPX Rx(RP_x)]: The instructions store multiple registers as specified by the data word following this instruction in the following manner:

- Compute the effective address (EA).
- Pick up the data word which *must* immediately follow this instruction and increment the PA to point to the instruction following the data word.
- Scan the data word from bits 0 through 15. If the bit is one, store the contents of the register corresponding to the bit position into memory at location EA+m where m is the number of ones in lower bit positions of this word.

SECTION 254-340-102

3.38 *STRP Y* (See paragraph 3.41 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0110101 ₂ 065 ₈ 35 ₁₆	RP _x	Y 19-16												
PH	PL	Y 15-0															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 7.2 microseconds.

3.39 *STRPK RP_x,K(RP_y)* (See paragraph 3.41 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0001011 ₂ 013 ₈ 0B ₁₆	010 ₂ 05 ₈ 5 ₁₆	RP _y												
PH	PL	K			R _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 7.5 microseconds.

3.40 *STRPX RP_x,R_x(RP_y)* (See paragraph 3.41 for function of this instruction.)

Format:


PH	PL	BA	OP CODE 0000010 ₂ 002 ₈ 02 ₁₆	010 ₂ 05 ₈ 5 ₁₆	RP _y												
PH	PL	00000000 ₂ 000 ₈ 00 ₁₆		R _x	RP _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 7.5 microseconds.

3.41 Functions of instructions in paragraphs 3.38 (STRP Y), 3.39 [STRPK RP_x,K(RP_y)], and 3.40 [STRPX RP_x,R_x(RP_y)]:

The instructions store a register pair in memory (20 bits) in the following manner:

- Compute the effective address (EA).
- Store 20 bits of address information from registers RP_x, RP_x+1 into memory at locations EA and EA+1.



- The upper 12 bits of the contents of location EA remain unchanged.

3.42 STRPAK PR_x,K(RP_y)

Format:

P _H	P _L	BA	OP CODE 0100011 ₂ 043 ₈ 23 ₁₆	0101 ₂ 05 ₈ 5 ₁₆	RP _y												
P _H	P _L	K			RP _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a store the contents of register pair RP_x into memory location RP_y displaced by K and update register pair RP_y:

1. Compute the effective address (EA = K+RP_y).
2. Update RP_y
 - EA bits 19 through 16 are loaded into RP_y bits 3 through 0.
 - EA bits 15 through 0 are loaded into RP_y+1 bits 15 through 0.
 - RP_y bits 15 through 4 are unaffected.
3. Store 20 bits of the contents of RP_x into memory locations EA and EA+1.
 - RP_x bits 3 through 0 are loaded into EA bits 3 through 0.
 - RP_x+1 bits 15 through 0 are loaded into EA+1 bits 15 through 0.
 - EA bits 15 through 4 are unaffected.

3.43 STRPAX $RP_x, R_x(RP_y)$

Format:

P_H	P_L	BA	OP CODE 0010000 ₂ 020 ₈ 10 ₁₆					0101 ₂ 05 ₈ 5 ₁₆			RP_y						
P_H	P_L	0000000 ₂ 000 ₈ 00 ₁₆					R_x			RP_x							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a store the contents of register pair RP_x into memory location RP_y indexed by R_x and update RP_y :

1. Compute the effective address ($EA = R_x + RP_y$).
2. Update RP_y

EA bits 19 through 16 are loaded into RP_y bits 3 through 0.

EA bits 15 through 0 are loaded into RP_{y+1} bits 15 through 0.

RP_y bits 15 through 4 are unaffected.

3. Store 20 bits of the contents of RP_x into EA and EA+1.

RP_x bits 3 through 0 are loaded into EA bits 3 through 0.

RP_{x+1} bits 15 through 0 are loaded into EA+1 bits 15 through 0.

EA bits 15 through 4 are unaffected.

3.44 STXAK $R_x, K(RP_x)$ (See paragraph 3.46 for function of this instruction.)

Format:

P_H	P_L	BA	OP CODE 0100011 ₂ 043 ₈ 23 ₁₆					0010 ₂ 02 ₈ 2 ₁₆			RP_x						
P_H	P_L	K								R_x							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 5.85 microseconds.

3.45 STXAX Rx,Ry(RPx) (See paragraph 3.46 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0010000 ₂ 020 ₈ 10 ₁₆	0010 ₂ 02 ₈ 2 ₁₆	RP _x												
PH	PL	00000000 ₂ 000 ₈ 00 ₁₆		R _y	R _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 5.85 microseconds.

3.46 Function of the instructions in paragraphs 3.44 [STXAK Rx,K(RPx)] and 3.45 [STXAX Rx,Ry(RPx)]:

The instructions store a register in memory and update a register pair in the following manner:

- Compute the effective address (EA).
- Update 20 bits of RP_x and RP_x+1 to the EA. The upper 12 bits of RP_x are unchanged.
- Store the contents of Rx into memory at the EA.

*If Rx equals RP_x or RP_x+1, the contents (after update) will be stored.***3.47 STXK Rx,K(RPx)**

Format:

PH	PL	BA	OP CODE 0001011 ₂ 013 ₈ 0B ₁₆	0010 ₂ 02 ₈ 2 ₁₆	RP _x												
PH	PL	K			R _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction stores the contents of a register into memory. It computes the effective address (EA) and stores the contents of Rx into memory at the EA.

Approximate execution time: 4.5 microseconds.

3.48 *STXX Rx,Ry(RPx)*

Format:

PH	PL	BA	OP CODE 000010 ₂ 002 ₈ 02 ₁₆	0010 ₂ 02 ₈ 2 ₁₆	RP _x												
PH	PL	0000000 ₂ 000 ₈ 00 ₁₆		Ry	R _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction stores the contents of a register into memory. It computes the effective address (EA) and stores the contents of R_x into memory at the EA.

Approximate execution time: 4.5 microseconds.

Register-to-Register Instructions

3.49 *RPAK K(RPx)* (See paragraph 3.51 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0100011 ₂ 043 ₈ 23 ₁₆	0011 ₂ 03 ₈ 3 ₁₆	RP _x												
PH	PL	K			0000 ₂ 00 ₈ 0 ₁₆												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 4.2 microseconds.

3.50 *RPAX Rx(RPx)* (See paragraph 3.51 for function of this instruction.)

Format:

PH	PL	BA	14	OP CODE 0010000 ₂ 020 ₈ 10 ₁₆	8	0011 ₂ 03 ₈ 3 ₁₆	RP _x										
PH	PL	0000000 ₂ 000 ₈ 00 ₁₆				Rx	0000 ₂ 00 ₈ 0 ₁₆										
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 4.2 microseconds.

3.51 Function of instructions in paragraphs 3.49 [RPAK K(RP_x)] and 3.50 [RPAX R_x(RP_x):

The instructions update a register pair in the following manner:

- Compute the effective address (EA).
- Update 20 bits of RP, RP+1 to the EA. The upper 12 bits of RP are unchanged.

Memory-to-Memory Instructions

3.52 MBLK RP_x,RP_y

Format:

PH	PL	BA	OP CODE 0111111 ₂ 077 ₈ 3F ₁₆	0000 ₂ 00 ₈ 0 ₁₆	0000 ₂ 00 ₈ 0 ₁₆												
PH	PL	00000000 ₂ 000 ₈ 00 ₁₆		RP _x	RP _y												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction moves a block of memory in the following manner:

- The number of memory words (N) to be moved is read from register 0.
- Move N words from memory starting at the location specified by (RP_y) to memory starting at the location specified by (RP_x).
- Decrement R0 and increment RP_x and RP_y as the instruction progresses until (R0) equals zero.
- Test for interrupts after each move; if found, reset PA to point to this instruction for continued execution after the interrupt routine is completed.

Requirements and Notes:

- R0 must be initialized. If it is zero, no data will be moved. A positive 16-bit quantity is assumed.
- R0, RP_x, and RP_y are modified: (R0) ← 0; (RP) ← (RP_x) + N; (RP_y) ← (RP_y) + N.
- In the panel step mode, only one move is executed per "execute" step.
- Write protect is not checked by this instruction.

SECTION 254-340-102

B. Branch Instructions

Branch-and-Link

3.53 *BAL RP_x,Y* (See paragraph 3.56 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0101110 ₂ 056 ₈ 2E ₁₆	RP _x	Y 19-16												
PH	PL	Y 15-0															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 3.45 microseconds.

3.54 *BALK RP_x,K(RP_y)* (See paragraph 3.56 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0100110 ₂ 046 ₈ 26 ₁₆	0000 ₂ 00 ₈ 0 ₁₆	RP _y												
PH	PL	K			RP _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 4.65 microseconds.

3.55 *BALX RP_x,R_x(RP_y)* (See paragraph 3.56 for function of this instruction.)


Format:

PH	PL	BA	OP CODE 0100110 ₂ 046 ₈ 26 ₁₆	0101 ₂ 05 ₈ 5 ₁₆	RP _y												
PH	PL	00000000 ₂ 000 ₈ 00 ₁₆		R _x	RP _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 4.2 microseconds.

3.58 *RETSN RP_x,N*

Format:




Function: This instruction effects a return from subroutine, set and test R0 in the following manner:

- Set the contents of R0 to the value N.
- Set the CF to 1 if $N = 0$ or to 0 if $N \neq 0$.
- Branch to the 20-bit address contained in RP_x, RP_x+1 (RP_x is even).

Approximate execution time: 3.0 microseconds.

Miscellaneous3.59 *SVC N*

Format:



Function: This instruction effects a supervisor call in the following manner:

- Set bit 2 of the system status register to block interrupts.
- Execute a BSAI $2 \times (32+N)$ instruction [locations X(40₁₆) through X(5F₁₆)].
- The BA bit should be set in the instruction following the SVC unless the SVC routine terminates with a PIE instruction.

Approximate execution time: 6.6 microseconds.

3.60 XQT Y (See paragraph 3.62 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 1010100 ₂ 12 ₄ 54 ₁₆	0001 ₂ 01 ₈ 1 ₁₆	Y 19-16												
PH	PL	Y 15-0															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 5.25 microseconds + instruction.

3.61 XQTEI Y (See paragraph 3.62 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 1010100 ₂ 12 ₄ 54 ₁₆	0011 ₂ 03 ₈ 3 ₁₆	Y 19-16												
PH	PL	Y 15-0															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 5.25 microseconds + instruction.

3.62 Function of instruction in paragraphs 3.60 (XQT Y) and 3.61 (XQTEI Y):

The instructions effect a breakpoint execute and return in the following manner:

- If XQTEI (only), enable interrupts (zero BIN bit in system status register).
- Load PA with the 20-bit address from the contents of locations Y and Y+1 of memory.
- Load store instruction register (SIR) with the contents of location Y+2.


Note: The CF and all general purpose registers are unchanged. This is similar to a branch indirect via Y *except* the first word of the instruction is picked up from location Y+2 but executed as if it were located at the address specified in Y and Y+1.

- These instructions were designed to enhance the use of breakpoints by debugging programs. They permit resumption of program execution from a breakpoint without restoring or simulating the instruction formerly located at the breakpoint.
- Without permitting interrupts, start execution of the instruction in the instruction register.

C. Arithmetic Instructions

3.63 AAR Rx,Ry

Format:




Function: This instruction effects an arithmetic add register in the following manner:

- Add the contents of Ry to the contents of Rx and place the result in Rx.
- Set the CF equal to:
 - (a) One if arithmetic overflow occurs assuming bit 15 is the sign bit and two's complement representation for negative numbers.
 - (b) Zero if no arithmetic overflow occurs.

Approximate execution time: 1.95 through 3.0 microseconds.

3.64 AISK K(RPx) (See paragraph 3.66 for function of this instruction.)


Format:



Approximate execution time: 6.75 microseconds.

3.65 AISX Rx(RPx) (See paragraph 3.66 for function of this instruction.)

Format:



Approximate execution time: 6.75 microseconds.


3.66 Function of the instructions in paragraphs 3.64 [AISK K(RPx)] and 3.65 [AISK Rx(RPx)]:

The instructions add one to store and test result in the following manner:

- Add one to the contents of memory at the effective address.
- Set the CF equal to:
 - (a) One when the result is zero.
 - (b) Zero when the result is not zero.

3.67 CAR Rx,Ry

Format:



Function: This instruction effects a compare arithmetic in the following manner:


- Arithmetically compare the contents of registers Rx and Ry. Bit 15 contains the sign and two's complement arithmetic is used.
- Set the CF to:
 - (a) One if (Rx) < (Ry).
 - (b) Zero if (Rx) ≥ (Ry).

Approximate execution time: 3.15 microseconds.

SECTION 254-340-102

3.68 CASR Rx,Ry

Format:



Function: This instruction effects a compare arithmetic and execute 3-way branch in the following manner:

- Arithmetically compare the contents of Rx and Ry. Bit 15 specifies the sign and two's complement representation is used for negative numbers.
- Branch to:
 - (a) NA if $(R_x) < (R_y)$.
 - (b) NA+1 if $(R_x) = (R_y)$ (BA must be set).
 - (c) NA+2 if $(R_x) > (R_y)$ (BA must be set).

Where NA is the next address (immediately following this instruction).


Options and requirements:

- Caution must be used with this instruction. Two instructions which immediately follow **must** be single-word instructions. The BA bit must be set on the second and third instructions which follow.

Approximate execution time: 2.85 through 5.7 microseconds.

3.69 SAR Rx,Ry

Format:




Function: This instruction effects an arithmetic subtract register in the following manner:

- Subtract the contents of Ry from the contents of Rx and store the result in Rx.
- Set the CF equal to:
 - (a) One if arithmetic underflow occurs assuming bit 15 is the sign bit and two's complement representation is used for negative numbers.
 - (b) Zero if no arithmetic underflow occurs.

Approximate execution time: 2.4 through 3.45 microseconds.

3.70 SIS Y (See paragraph 3.73 for function of this instruction.)

Format:



Approximate execution time: 5.85 microseconds.

SECTION 254-340-102

3.71 *SISK K(RP_x)* (See paragraph 3.73 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0001011 ₂ 013 ₈ 0B ₁₆	0110 ₂ 06 ₈ 6 ₁₆	RP _x												
PH	PL	K			0000 ₂ 00 ₈ 0 ₁₆												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 5.85 microseconds.

3.72 *SISX R_x(RP_x)* (See paragraph 3.73 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0000010 ₂ 002 ₈ 02 ₁₆	0110 ₂ 06 ₈ 6 ₁₆	RP _x												
PH	PL	00000000 ₂ 000 ₈ 00 ₁₆			R _x	0000 ₂ 00 ₈ 0 ₁₆											
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 5.85 microseconds.

3.73 Function of the instructions in paragraphs 3.70 (S1S Y), 3.71 [S1SK K(RP_x)], and 3.72 [S1SX R_x(RP_x)]:

The instructions subtract one from store and test result in the following manner:

- Subtract one from the contents of store at the effective address and test the result for zero.
- Set the CF equal to:
 - (a) One when the result is zero.
 - (b) Zero when the result is not zero.

D. Bit Operational Instructions**3.74 SLL Rx,Ry**

Format:

PH	PL	BA	OP CODE 1010100 ₂ 124 ₈ 54 ₁₆	0100 ₂ 04 ₈ 4 ₁₆	0000 ₂ 00 ₈ 0 ₁₆												
PH	PL	00000000 ₂ 000 ₈ 00 ₁₆		Rx	Ry												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a shift Rx logical an amount determined by 4 bits of Ry in the following manner:

- The amount of the shift (N) is determined by the low 4 bits of Ry.
- Shift Rx left by N bit positions.
- Fill the low N bits with zero.
- CF is unchanged.

Approximate execution time: 6.0 microseconds.

3.75 SLLN Rx,N

Format:

PH	PL	BA	OP CODE 1010100 ₂ 124 ₈ 54 ₁₆	0101 ₂ 05 ₈ 5 ₁₆	0000 ₂ 00 ₈ 0 ₁₆												
PH	PL	00000000 ₂ 000 ₈ 00 ₁₆		Rx	N												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a shift Rx left logical by N bit positions in the following manner:

- Shift Rx left by N bit positions.
- Fill the low N bits with zero.
- CF is unchanged.

Approximate execution time: 6.0 microseconds.

3.76 *SRL Rx,Ry*

Format:

PH	PL	BA	OP CODE 1010100 ₂ 124 ₈ 54 ₁₆	0010 ₂ 02 ₈ 2 ₁₆	0000 ₂ 00 ₈ 0 ₁₆												
PH	PL		00000000 ₂ 000 ₈ 00 ₁₆	R _x	R _y												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a shift R_x right logical an amount determined by the low 4 bits of R_y in the following manner:

- The amount of the shift (N) is determined by the low 4 bits of R_y.
- Shift R_x right by N bit positions.
- CF is unchanged.

Approximate execution time: 4.65 microseconds.

3.77 *SRLN Rx,N*

Format:

PH	PL	BA	OP CODE 1010100 ₂ 124 ₈ 54 ₁₆	0000 ₂ 00 ₈ 0 ₁₆	0000 ₂ 00 ₈ 0 ₁₆												
PH	PL		00000000 ₂ 000 ₈ 00 ₁₆	R _x	N												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a shift R_x right logical by N bit positions in the following manner:

- Shift R_x right by N bit positions.
- Fill upper N bits with zero.
- CF is unchanged.

Approximate execution time: 4.2 microseconds.

3.78 TSBSK B,K(RP_x) (See paragraph 3.80 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0001011 ₂ 013 ₈ 0B ₁₆	0111 ₂ 07 ₈ 7 ₁₆	RP _x												
PH	PL	K			B												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 5.4 microseconds.

3.79 TSBSX B,R_x(RP_x) (See paragraph 3.80 for function of this instruction.)

Format:

PH	PL	BA	OP CODE 0000010 ₂ 002 ₈ 02 ₁₆	0111 ₂ 07 ₈ 7 ₁₆	RP _x												
PH	PL	0000000 ₂ 000 ₈ 00 ₁₆			R _x	B											
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Approximate execution time: 5.25 microseconds.

3.80 The instruction in paragraphs 3.78 [TSBSK B,K(RP_x)] and 3.79 [TSBSX B,R_x(RP_x)] effects a test and set bit B in memory in the following manner:

- These instructions operate on word WX at the effective address.
- Set the CF equal to bit B in word WX.
- Set bit B in word WX.
- All other bits of WX are unchanged.

SECTION 254-340-102

E. Input/Output Instructions

Parallel Channel (I/O) Instructions

3.81 RD

Format:

PH	PL	BA	OP CODE 1101100 ₂ 154 ₈ 6C ₁₆	0000 ₂ 00 ₈ 0 ₁₆	0000 ₂ 00 ₈ 0 ₁₆
----	----	----	---	---	---

R9 FORMAT

PH	PL	MAIN CHANNEL SELECT 3/6 CODE	PARALLEL SUBCHANNEL SELECT 3 BITS + ODD PARITY	DEVICE ADDRESS 5 BITS + ODD PARITY													
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects normal read data from parallel channel in R9 into R11:

- Load data from the device defined in R9 bits (15 through 0) into R11. Parity is initially checked then regenerated.
- This is the normal (nonmaintenance) read instruction.
- The CF is set to:
 - (a) One if no errors are detected.
 - (b) Zero if:
 - A 10-microsecond device time-out occurs.
 - The device reports an error.
 - Bad parity on the received data.

Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the RD option is indicated by the 00₁₆ (000₈) in bits 0 through 7.

Approximate execution time: 3.3 microseconds.

3.82 RDP

Format:

PH	PL	BA	OP CODE 1101100 ₂ 154 ₈ 6C ₁₆	0000 ₂ 00 ₈ 0 ₁₆	0001 ₂ 01 ₈ 1 ₁₆
----	----	----	---	---	---

R9 FORMAT

PH	PL	MAIN CHANNEL SELECT 3/6 CODE	PARALLEL SUBCHANNEL SELECT 3 BITS + ODD PARITY	DEVICE ADDRESS 5 BITS + ODD PARITY													
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a maintenance read data from parallel channel defined in R9 into R11:

- Load data from the device defined in R9 (15 through 0) into R11.
- This is the maintenance (nonnormal) read instruction.
- Parity is not checked; also bad parity is not reported.
- The CF is set to:
 - (a) One if no errors are detected.
 - (b) Zero if:
 - A 10-microsecond device time-out occurs.
 - The device reports an error.
- The correct parity bits for the received data in R11 are generated by the processor.

Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the RDP option is indicated by the 01₁₆ (001₈) in bits 0 through 7.

Approximate execution time: 3.3 microseconds.

3.83 WD

Format:

PH	PL	BA	OP CODE 1101100 ₂ 154 ₈ 6C ₁₆	0010 ₂ 02 ₈ 2 ₁₆	0000 ₂ 00 ₈ 0 ₁₆
----	----	----	---	---	---

R9 FORMAT

PH	PL	MAIN CHANNEL SELECT 3/6 CODE	PARALLEL SUBCHANNEL SELECT 3 BITS + ODD PARITY	DEVICE ADDRESS 5 BITS + ODD PARITY													
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a transmit (write) data from R10 to the device defined in R9 via parallel channel:

- Transmit the data in R10 bits (15 through 0) to the device defined in R9 (15 through 0).
- This is the normal write instruction.
- The CF is set to:
 - (a) One if:
 - No errors are detected.
 - (b) Zero if:
 - A 10-microsecond device time-out occurs.
 - The device reports an error.

Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the WD option is indicated by 20₁₆ (040₈) in bits 0 through 7.

Approximate execution time: 3.0 microseconds.

3.84 SDC

Format:

PH	PL	BA	OP CODE 1101100 ₂ 154 ₈ 6C ₁₆	0111 ₂ 07 ₈ 7 ₁₆	0000 ₂ 00 ₈ 0 ₁₆
----	----	----	---	---	---

R9 FORMAT

PH	PL	MAIN CHANNEL SELECT 3/6 CODE	PARALLEL SUBCHANNEL SELECT 3 BITS + ODD PARITY	DEVICE ADDRESS 5 BITS + ODD PARITY
17	16	15 14 13 12 11 10	9 8 7 6	5 4 3 2 1 0

Function: This instruction sends a command in R10 to the device defined in R9 via the parallel channel:

- Transmit the data in R10 (15 through 0) to the device defined in R9 (15 through 0). Assert the CP control lead. Note that R10 (0) must be a "zero" for commands to a peripheral device. R10 (0) set to a "one" is used only for DBS commands.
- The CF is set to:
 - (a) One if no errors are detected.
 - (b) Zero if:
 - A 10-microsecond device time-out occurs.
 - The device reports an error.

Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the SDC option is indicated by the 70₁₆ (160₈) in bits 0 through 7.

Approximate execution time: 3.15 microseconds.

SECTION 254-340-102

3.85 SS

Format:

PH	PL	BA	OP CODE 1101100 ₂ 154 ₈ 6C ₁₆	0011 ₂ 03 ₈ 3 ₁₆	0010 ₂ 02 ₈ 2 ₁₆
----	----	----	---	---	---

R9 FORMAT

PH	PL	MAIN CHANNEL SELECT 3/6 CODE	PARALLEL SUBCHANNEL SELECT 3 BITS + ODD PARITY	DEVICE ADDRESS 5 BITS + ODD PARITY
17	16	15 14 13 12 11 10	9 8 7 6	5 4 3 2 1 0

Function: This instruction effects a normal sense status of device defined by R9 via parallel and store in R11:

- Load status received from the device defined in R9 (15 through 0) into R11 (15 through 0). Parity is checked and regenerated.
- The CF is set to:
 - (a) One if no errors are detected.
 - (b) Zero if:
 - A 10-microsecond device time-out occurs.
 - The device reports an error.
 - Bad parity on the received status.

Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the SS option is indicated by the 32₁₆ (062₈) in bits 0 through 7.

Approximate execution time: 3.75 microseconds.

3.86 SSP

Format:

PH	PL	BA	OP CODE 1101100 ₂ 154 ₈ 6C ₁₆	0011 ₂ 03 ₈ 3 ₁₆	0011 ₂ 03 ₈ 3 ₁₆
----	----	----	---	---	---

R9 FORMAT

PH	PL	MAIN CHANNEL SELECT 3/6 CODE	PARALLEL SUBCHANNEL SELECT 3 BITS + ODD PARITY	DEVICE ADDRESS 5 BITS + ODD PARITY
17	16	15 14 13 12 11 10	9 8 7 6	5 4 3 2 1 0

Function: This instruction effects a maintenance sense status of device defined by R9 via the parallel channel and store in R11:

- Load status received from the device defined in R9 (15 through 0) into R11 (15 through 0).
- Parity is regenerated but errors are not reported.
- The CF is set to:
 - (a) One if no errors are detected.
 - (b) Zero if:
 - A 10-microsecond device time-out occurs.
 - The device reports an error.

Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the SSP option is indicated by the 33₁₆ (063₈) in bits 0 through 7.

Approximate execution time: 3.75 microseconds.

3.87 SSA

Format:

PH	PL	BA	OP CODE 1101100 ₂ 154 ₈ 6C ₁₆	0011 ₂ 03 ₈ 3 ₁₆	0000 ₂ 00 ₈ 0 ₁₆
----	----	----	---	---	---

R9 FORMAT

PH	PL	MAIN CHANNEL SELECT 3/6 CODE	PARALLEL SUBCHANNEL SELECT 3 BITS + ODD PARITY	DEVICE ADDRESS 5 BITS + ODD PARITY													
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a maintenance sense status of device defined by R9 via the parallel channel and store in R11:

- Load status received from the device defined in R9 (15 through 0) into R11 (15 through 0). Parity checked and regenerated.
- The received device address R11 (5 through 0) is compared to the transmitted device address R9 (5 through 0).
- The CF is set to:
 - (a) One if no errors are detected.
 - (b) Zero if:
 - A 10-microsecond device time-out occurs.
 - The device reports an error.
 - Bad parity is received.
 - Device address match fails.

Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the SSA option is indicated by the 30₁₆ (060₈) in bits 0 through 7.

Approximate execution time: 4.8 microseconds.

3.88 SSPA

Format:

PH	PL	BA	OP CODE 1101100 ₂ 154 ₈ 6C ₁₆	0011 ₂ 03 ₈ 3 ₁₆	0001 ₂ 01 ₈ 1 ₁₆
----	----	----	---	---	---

R9 FORMAT

PH	PL	MAIN CHANNEL SELECT 3/6 CODE	PARALLEL SUBCHANNEL SELECT 3 BITS + ODD PARITY	DEVICE ADDRESS 5 BITS + ODD PARITY													
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a maintenance sense status of device defined in R9 via the parallel channel, store in R11, and check device address:

- Load status received from the device defined in R9 (15 through 0) into R11 (15 through 0).
- Parity is regenerated but errors are not reported.
- The received device address R11 (5 through 0) is compared to the transmitted device address R9 (5 through 0).
- The CF is set to:
 - (a) One if no errors are detected.
 - (b) Zero if:
 - A 10-microsecond device time-out occurs.
 - The device reports an error.
 - Device address match fails.

Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the SSPA option is indicated by the 31₁₆ (061₈) in bits 0 through 7.

Approximate execution time: 4.8 microseconds.

3.89 TBSY

Format:

PH	PL	BA	OP CODE 1101100 ₂ 154 ₈ 6C ₁₆	0001 ₂ 01 ₈ 1 ₁₆	0000 ₂ 00 ₈ 0 ₁₆
----	----	----	---	---	---

R9 FORMAT

PH	PL	MAIN CHANNEL SELECT 3/6 CODE	PARALLEL SUBCHANNEL SELECT 3 BITS + ODD PARITY	DEVICE ADDRESS 5 BITS + ODD PARITY
----	----	---------------------------------	---	--

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Function: This instruction sets the CF to condition of device defined by R9:

- The device defined by R9 (15 through 0) is interrogated.
- The CF is set to:
 - (a) One if no errors are detected and the device reports busy.
 - (b) Zero if the device is not busy OR the device reports errors.

Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the TBSY option is indicated by the 10₁₆ (020₈) in bits 0 through 7.

Approximate execution time: 3.3 microseconds.

3.90 IDBS

Format:

PH	PL	BA	OP CODE 1101100 ₂ 154 ₈ 6C ₁₆	1010 ₂ 12 ₈ A ₁₆	0000 ₂ 00 ₈ 0 ₁₆
----	----	----	---	---	---

R9 FORMAT

PH	PL	MAIN CHANNEL SELECT 3/6 CODE	PARALLEL SUBCHANNEL SELECT 3 BITS + ODD PARITY	DEVICE ADDRESS 5 BITS + ODD PARITY													
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction initializes all the DBSs on the parallel channel defined by R9:

- The INIT lead associated with the parallel subchannel defined in R9 (15 through 0) is asserted. All DBSs on the subchannel assume the "device on" state.
- The CF is set to:
 - (a) One if no errors are detected.
 - (b) Zero if:
 - The parallel channel is controlled by the DMA and the DMA fails to release.
 - DBS reports errors.

Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the IDBS option is indicated by the A0₁₆ (240₈) in bits 0 through 7.

Approximate execution time: 2.1 microseconds.

3.91 IID

Format:

PH	PL	BA	OP CODE 1101100 ₂ 154 ₈ 6C ₁₆	1001 ₂ 11 ₈ 9 ₁₆	0000 ₂ 00 ₈ 0 ₁₆
----	----	----	---	---	---

R9 FORMAT

PH	PL	MAIN CHANNEL SELECT 3/6 CODE	PARALLEL SUBCHANNEL SELECT 3 BITS + ODD PARITY	DEVICE ADDRESS 5 BITS + ODD PARITY													
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction identifies the interrupting device:

- The interrupt status of all the peripherals associated with the subparallel channel defined in R9 (15 through 0) are interrogated.
- Each device interrupt status is reported via a preassigned INF lead (one for each of the 16 devices). The resulting 16-bit word is complemented and stored in R11 — a "0" identifies an interrupting device. The interrupt flag in the subparallel channel (SPCH) is reset by the IID. The interrupt flags in the peripheral devices themselves are not cleared.
- The CF is set to:
 - (a) One if no errors are detected.
 - (b) Zero if the parallel channel is controlled by the DMA and the DMA fails to release or if any device reports errors.
- Proper parity is generated.

Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the IID option is indicated by the 90₁₆ (220₈) in bits 0 through 7.

Approximate execution time: 3.3 microseconds.

3.92 CMC N

Format:

PH	PL	BA	OP CODE 1101100 ₂ 154 ₈ 6C ₁₆	1011 ₂ 13 ₈ B ₁₆	N
----	----	----	---	---	---

R9 FORMAT

PH	PL	MAIN CHANNEL SELECT 3/6 CODE	PARALLEL SUBCHANNEL SELECT 3 BITS + ODD PARITY	DEVICE ADDRESS 5 BITS + ODD PARITY													
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction issues a maintenance channel N to the parallel channel defined in R9: (for maintenance programmers only).

- Issue a maintenance command to the parallel channel as defined in R9 bits (15 through 0).

N (Command Code)	ACTION
0	Send pulse MD0—not used
1	Send pulse MD1—clear channel
2	Send pulse MD2—initialize channel, remove control signal
3	Send pulse MD3—acknowledge interrupt, command strobe
4	Send pulse MD4—sense status
5	Send pulse MD5—read data
6	Send pulse MD6—data present (write)
7	Send pulse MD7—command present
8	Set CF to equal SYNC bit
9	Set CF to equal BUSY bit
A	Set CF to equal ER bit
B	Load INF (15 through 0) into R11 with regenerated parity


Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the CMC option is indicated by the 0B₁₆ (013₈) in bits 4 through 7.

Approximate execution time: 1.20 microseconds.


F. Direct Memory Access (DMA) Instructions

3.93 MDMA

Format:



R9 FORMAT



Function: This instruction effects a read write memory:

- If bits (3 through 0) of the DMA parameter register are loaded with a read command:

Load the contents of the memory location specified by the present address low (PAL) or present address high (PAH) registers into the DMA data buffer register.

- If bits (3 through 0) of the DMA parameter register are loaded with a write command:

Store the contents of the DMA data buffer register into the memory location specified by the PAL or PAH.

- The device address in bits (3 through 0) of R9 specifies which word of the PAL, PAH, PARM, and DTB registers is used for the instruction.
- Set the CF to zero if it takes the DMA too long to respond. Otherwise set CF to one.


* P = Bit for odd parity over bits (5 through 0).

Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the MDMA option is indicated by the 5A₁₆ (132₈) in bits 0 through 7.


Approximate execution time: 3.0 + X microseconds
0 ≤ X ≤ 3.6 microseconds.

3.94 WDMA

Format:



R9 FORMAT



Function: This instruction effects a write DMA register:

- Load the specified DMA register from R10.

INTRODUCTION BITS (7-0)	DMA REGISTER	R9			
		(9-6)	(5)	(4)	(3-0)
51 ₁₆ (121 ₈)	PAL Present address low	3 ₁₆ (03 ₈)	*	1	Device address
54 ₁₆ (124 ₈)	PAH Present address high	6 ₁₆ (06 ₈)	*	1	Device address
51 ₁₆ (121 ₈)	FAL Final address low	C ₁₆ (14 ₈)	*	1	Device address
54 ₁₆ (124 ₈)	FAH Final address high	9 ₁₆ (11 ₈)	*	1	Device address
51 ₁₆ (121 ₈)	DTB Data buffer	A ₁₆ (12 ₈)	*	1	Device address
51 ₁₆ (121 ₈)	MDT Memory data	5 ₁₆ (05 ₈)	0	1	3 ₁₆ (03 ₈)
51 ₁₆ (121 ₈)	EDT Error data	5 ₁₆ (05 ₈)	0	1	6 ₁₆ (06 ₈)
51 ₁₆ (121 ₈)	MSK Mask	5 ₁₆ (05 ₈)	0	1	C ₁₆ (14 ₈)
40 ₁₆ (100 ₈)	CTL Control	5 ₁₆ (05 ₈)	0	1	9 ₁₆ (11 ₈)
51 ₁₆ (121 ₈)	STS Status	5 ₁₆ (05 ₈)	0	1	A ₁₆ (12 ₈)
40 ₁₆ (100 ₈)	STE State	5 ₁₆ (05 ₈)	0	1	5 ₁₆ (05 ₈)

- The DMA register is read back and matched with R10. A mismatch causes a DML mismatch interrupt.
- Set CF to zero if it takes DMA too long to respond. Otherwise set CF to one.
- R9 and R11 are changed by this instruction.

* P = Bit for odd parity over bits (5 through 0).

Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the selected WDMA option is indicated by the octal values in bits 0 through 7, as shown in the above table.

Approximate execution time: 6C51₁₆ (66121₈) 5.55 + 2 X microseconds
 6C54₁₆ (66124₈) 6.0 + 2 X microseconds
 6C40₁₆ (66100₈) 1.35 microseconds
 0 ≤ X ≤ 3.6 microseconds.

SECTION 254-340-102

3.95 RDMA

Format:

PH	PL	BA	OP CODE 1101100 ₂ 154 ₈ 6C ₁₆	SEE TABLE
----	----	----	---	-----------

R9 FORMAT

PH	PL	DMA MAIN CHANNEL ADDRESS	SEE TABLE	*	P	1	SEE TABLE										
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a read DMA register:

- Read the specified DMA register into R11.

INTRODUCTION BITS (7-0)	DMA REGISTER	R9			
		(9-6)	(5)	(4)	(3-0)
56 ₁₆ (126 ₈)	PAL Present address low	3 ₁₆ (03 ₈)	*	0	Device address
56 ₁₆ (126 ₈)	PAH Present address high	6 ₁₆ (06 ₈)	*	0	Device address
56 ₁₆ (126 ₈)	FAL Final address low	C ₁₆ (14 ₈)	*	0	Device address
56 ₁₆ (126 ₈)	FAH Final address high	9 ₁₆ (11 ₈)	*	0	Device address
57 ₁₆ (127 ₈)	DTB Data buffer	A ₁₆ (12 ₈)	*	0	Device address
57 ₁₆ (127 ₈)	MDT Memory data	5 ₁₆ (05 ₈)	1	0	3 ₁₆ (03 ₈)
57 ₁₆ (127 ₈)	EDT Error data	5 ₁₆ (05 ₈)	1	0	6 ₁₆ (06 ₈)
56 ₁₆ (126 ₈)	MSK Mask	5 ₁₆ (05 ₈)	1	0	C ₁₆ (14 ₈)
41 ₁₆ (101 ₈)	CTL Control	5 ₁₆ (05 ₈)	1	0	9 ₁₆ (11 ₈)
41 ₁₆ (101 ₈)	STS Status	5 ₁₆ (05 ₈)	1	0	A ₁₆ (12 ₈)
41 ₁₆ (101 ₈)	STE State	5 ₁₆ (05 ₈)	1	0	5 ₁₆ (05 ₈)

- Parity error causes a data bus parity error interrupt.
- Set CF to zero if it takes DMA too long to respond. Otherwise set CF to one.

* P = Bit for odd parity over bits (5 through 0).

Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the selected WDMA option is indicated by the octal values in bits 0 through 7, as shown in the above table.

Approximate execution time: 6C56₁₆ (66126₈) 3.6 + X microseconds
 6C57₁₆ (66127₈) 3.6 + X microseconds
 6C41₁₆ (66101₈) 1.2 microseconds
 0 ≤ X ≤ 3.6 microseconds.

3.96 TDMA

Format:

PH	PL	BA	OP CODE 1101100 ₂ 154 ₈ 6C ₁₆	0101 ₂ 05 ₈ 5 ₁₆	1000 ₂ 10 ₈ 8 ₁₆
----	----	----	---	---	---

R9 FORMAT

PH	PL	DMA MAIN CHANNEL ADDRESS	0000 ₂ 00 ₈ 0 ₁₆	0	1	0000 ₂ 00 ₈ 0 ₁₆
----	----	-----------------------------	---	---	---	---

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Function: This instruction effects a test DMA decoder:

- R10 should contain a nonzero constant.
- Test the decoder for reading and writing the DMA register.
- Set the CF to zero if the test failed or if it takes too long for the DMA to respond. Otherwise set CF to one.
- R9 and R11 are changed by this instruction.

Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the TDMA option is indicated by the 58₁₆ (130₈) in bits 0 through 7.Approximate execution time: 5.55 + 2 X microseconds
0 ≤ X ≤ 3.6 microseconds.

3.97 IDMA

Format:

PH	PL	BA	OP CODE 1101100_2 154_8 $6C_{16}$	1011_2 13_8 B_{16}	0000_2 00_8 0_{16}
----	----	----	--	--------------------------------	--------------------------------

R9 FORMAT

PH	PL	DMA MAIN CHANNEL ADDRESS	*	*	*	*	*	*	*	*	*	*	*	*	*		
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects an initialize DMA:

- DMA is put into the inactive state.
- The DMA control, status, state, and mask registers are cleared.
- All internal control flip-flops are cleared.
- The my bus control and other bus control circuits are initialized.
- A grand reset signal is generated to the PCH in the DMA.
- All DMAR signal receivers are cleared.
- The counter in the add-on circuit is cleared.

* = Do not care.

Options and requirements: Since other instructions use OP CODE $6C_{16}$ (154_8), the IDMA option is indicated by the $B0_{16}$ (260_8) in bits 0 through 7.

Approximate execution time: 1.2 microseconds.

3.98 SDMA

Format:

PH	PL	BA	OP CODE 1101100 ₂ 154 ₈ 6C ₁₆	1011 ₂ 13 ₈ B ₁₆	0101 ₂ 05 ₈ 5 ₁₆
----	----	----	---	---	---

R9 FORMAT

PH	PL	DMA MAIN CHANNEL ADDRESS	*	*	*	*	*	*	*	*	*	*	*	*			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a step DMA:

- The single-step-mode bit of the control register must be set.
- Step DMA to its next state.
- This instruction is used for maintenance only.
- CF is unchanged.

* = Do not care.

Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the SDMA option is indicated by the B5₁₆ (265₈) in bits 0 through 7.

Approximate execution time: 1.2 microseconds.

3.99 LDMA

Format:

PH	PL	BA	OP CODE 1101100 ₂ 154 ₈ 6C ₁₆	1011 ₂ 13 ₈ 8 ₁₆	0010 ₂ 02 ₈ 2 ₁₆
----	----	----	---	---	---

R9 FORMAT

PH	PL	DMA MAIN CHANNEL ADDRESS	*	*	*	*	*	*	*	*	*	*	*	*	*		
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a lock DMA:

- DMA is put into the inactive state.
- The state register is cleared.
- This instruction is used for maintenance only.
- CF is unchanged.

* = Do not care.


Options and requirements: Since other instructions use OP CODE 6C₁₆ (154₈), the LDMA option is indicated by the B2₁₆ (262₈) in bits 0 through 7.

Approximate execution time: 1.2 microseconds.

G. Communications Instructions

3.100 LCC Rx,K(RPx)

Format:



Function: This instruction effects a load character:

- See Appendix 5.
- Set CF to:
 Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Load Rx (7 through 0) with:
 (Word Address [7 through 0]) if (EA + 2 [4]) = 1
 (Word Address [15 through 8]) if (EA + 2 [4]) = 0
 Contents of Rx (15 through 8) remains unchanged.
- Increment character count.
- No block check.
- Representative examples are shown in Appendix 5.


Options and requirements: Since other instructions use OP CODE 6E₁₆ (156₈), the LCC option is indicated by the 0₁₆ (00₈) in bits 0 through 3 of the first word.

Approximate execution time: 16.20 microseconds.

SECTION 254-340-102

3.101 LCS $R_x, K(RP_x)$

Format:



Function: This instruction effects a load character and check status:

- See Appendix 5.
- Set CF to:
 - One and branch to error address if actual status in R_x (15 through 8) does not equal expected status; contents of R_x (15 through 8) \neq (EA [15 through 8])
 - Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Load R_x (7 through 0) with:
 - (Word Address [7 through 0]) if (EA + 2 [4]) = 1
 - (Word Address [15 through 8]) if (EA + 2 [4]) = 0
 - Contents of R_x (15 through 8) remains unchanged.
- Increment character count.
- No block check.
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6E₁₆ (156₈), the LCS option is indicated by the 1₁₆ (01₈) in bits 0 through 3 of the first word.

Approximate execution time: 16.80 microseconds.

3.102 *LCX Rx,K(RPx)*

Format:

PH	PL	BA	OP CODE 1101110 ₂ 156 ₈ 6E ₁₆						RP _X			0010 ₂ 02 ₈ 2 ₁₆					
PH	PL	K										R _x					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a load character with translation:

- See Appendix 5.
- Set CF to:
Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Load R_x (7 through 0) with:
(Word Address [7 through 0]) if (EA + 2 [4]) = 1
(Word Address [15 through 8]) if (EA + 2 [4]) = 0
Contents of R_x (15 through 8) remains unchanged.
- Increment character count.
- Add contents of R_x (7 through 0) from Step 3 to translation table address (TTA), then fetch (TTA + R_x [7 through 0]).
- Test the contents fetched in Step 5. If bit 15 = 0, it is a control character; branch to control address. If bit 15 = 1, place bits 7 through 0 into R_x (7 through 0).
- No block check.
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6E₁₆ (156₈), the LCX option is indicated by the 2₁₆ (02₈) in bits 0 through 3 of the first word.

Approximate execution time: 19.95 microseconds.

3.103 LCB $R_x, K(RP_x)$

Format:

PH	PL	BA	OP CODE 1101110 ₂ 156 ₈ 6E ₁₆						RP _x			0011 ₂ 03 ₈ 3 ₁₆					
PH	PL	K										R _x					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a load character with status and translation:

- See Appendix 5.

- Set CF to:

One and branch to error address if actual status in R_x (15 through 8) does not equal expected status; contents of R_x (15 through 8) \neq (EA [15 through 8]).

Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).

- Load R_x (7 through 0) with:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 8]) if (EA + 2 [4]) = 0

Contents of R_x (15 through 8) remains unchanged.

- Increment character count.

- Add contents of R_x (7 through 0) from Step 3 to translation table address (TTA), then fetch (TTA + R_x [7 through 0]).

- Test the contents fetched in Step 5. If bit 15 = 0, it is a control character; branch to control address. If bit 15 = 1, place bits 7 through 0 into R_x (7 through 0).

- No block check.


- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6E₁₆ (156₈), the LCB option is indicated by the 3₁₆ (03₈) in bits 0 through 3 of the first word.

Approximate execution time: 20.55 microseconds.

3.104 LCC1 Rx,K(RPx)

Format:



Function: This instruction effects a load character and check (CRC1):

- See Appendix 5.

- Set CF to:

Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).

- Load Rx (7 through 0) with:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 8]) if (EA + 2 [4]) = 0

Contents of Rx (15 through 8) remains unchanged.


- Increment character count.
- Update block check (CRC1).
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6E₁₆ (156₈), the LCC1 option is indicated by the 4₁₆ (04₈) in bits 0 through 3 of the first word.

Approximate execution time: 29.95 microseconds.

3.105 *LCS1* $R_x, K(RP_x)$

Format:



Function: This instruction effects a load character with status and check (CRC1):

- See Appendix 5.

- Set CF to:

One and branch to error address if actual status in R_x (15 through 8) does not equal expected status; contents of R_x (15 through 8) \neq (EA [15 through 8]).

Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).

- Load R_x (7 through 0) with:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 8]) if (EA + 2 [4]) = 0

Contents of R_x (15 through 8) remains unchanged.

- Increment character count.
- Update block check (CRC1).
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6E₁₆ (156₈), the LCS1 option is indicated by the 5₁₆ (05₈) in bits 0 through 3 of the first word.

Approximate execution time: 29.85 microseconds.

3.106 LCX1 $R_x, K(RP_x)$

Format:

PH	PL	BA	OP CODE 1101110 ₂ 156 ₈ 6E ₁₆	RP _X	0110 ₂ 06 ₈ 6 ₁₆												
PH	PL	K			R _X												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a load character with translation and check (CRC1):


- See Appendix 5.
- Set CF to:
 - Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Load R_x (7 through 0) with:
 - (Word Address [7 through 0]) if (EA + 2 [4]) = 1
 - (Word Address [15 through 8]) if (EA + 2 [4]) = 0
 Contents of R_x (15 through 8) remains unchanged.
- Increment character count.
- Add contents of R_x (7 through 0) from Step 3 to translation table address (TTA), then fetch (TTA + R_x [7 through 0]).
- Test the contents fetched in Step 5. If bit 15 = 0, it is a control character; branch to control address. If bit 15 = 1, place bits 7 through 0 into R_x (7 through 0).
- Update block check (CRC1).
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6E₁₆ (156₈), the LCX1 option is indicated by the 6₁₆ (06₈) in bits 0 through 4 of the first word.

Approximate execution time: 33.00 microseconds.

3.107 *LCB1* $R_x, K(RP_x)$

Format:



Function: This instruction effects a load character with status, translation, and check (CRC1):

- See Appendix 5.

- Set CF to:

One and branch to error address if actual status in R_x (15 through 8) does not equal expected status; contents of R_x (15 through 8) \neq (EA [15 through 8]).

Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).

- Load R_x (7 through 0) with:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 8]) if (EA + 2 [4]) = 0

Contents of R_x (15 through 8) remains unchanged.

- Increment character count.
- Add contents of R_x (7 through 0) from Step 3 to translation table address (TTA), then fetch (TTA + R_x [7 through 0]).
- Test the contents fetched in Step 5. If bit 15 = 0, it is a control character; branch to control address. If bit 15 = 1, place bits 7 through 0 into R_x (7 through 0).
- Update block check (CRC1).
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6E₁₆ (156₈), the LCB1 option is indicated by the 7₁₆ (07₈) in bits 0 through 3 of the first word.

Approximate execution time: 33.60 microseconds.

3.108 LCCL $R_x, K(RP_x)$

Format:

PH	PL	BA	OP CODE 1101110 ₂ 156 ₈ 6E ₁₆	RP _x	1000 ₂ 10 ₈ 8 ₁₆												
PH	PL	K			R _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a load character and check (LRC):

- See Appendix 5.

- Set CF to:

Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).

- Load R_x (7 through 0) with:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 8]) if (EA + 2 [4]) = 0

Contents of R_x (15 through 8) remains unchanged.

- Increment character count.
- Update block check (LRC).
- Representative examples are shown in Appendix 5.


Options and requirements: Since other instructions use OP CODE 6E₁₆ (156₈) the LCCL option is indicated by the 8₁₆ (10₈) in bits 0 through 3 of the first word.

Approximate execution time: 18.75 microseconds.

SECTION 254-340-102

3.109 *LCSL* $R_x, K(RP_x)$

Format:



Function: This instruction effects a load character with status and check (LRC):


- See Appendix 5.
- Set CF to:
 - (a) One and branch to error address if actual status in R_x (15 through 8) does not equal expected status; contents of R_x (15 through 8) \neq (EA [15 through 8]).
 - (b) Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Load R_x (7 through 0) with:
 - (Word Address [7 through 0]) if (EA + 2 [4]) = 1
 - (Word Address [15 through 8]) if (EA + 2 [4]) = 0
 - Contents of R_x (15 through 8) remains unchanged.
- Increment character count.
- Update block check (LRC).
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE $6E_{16}$ (156_8), the LCSL option is indicated by the 9_{16} (11_8) in bits 0 through 3 of the first word.

Approximate execution time: 19.35 microseconds.

3.110 LCXL $R_x, K(RP_x)$

Format:



Function: This instruction effects a load character with translation and check (LRC):

- See Appendix 5.
- Set CF to:

Zero and branch to error address if character count = character limit ($EA + 2$ [15 through 4]) = ($EA + 4$ [15 through 4]).
- Load R_x (7 through 0) with:

(Word Address [7 through 0]) if ($EA + 2$ [4]) = 1

(Word Address [15 through 8]) if ($EA + 2$ [4]) = 0


Contents of R_x (15 through 8) remains unchanged.
- Increment character count.
- Add contents of R_x (7 through 0) from Step 3 to translation table address (TTA), then fetch (TTA + R_x [7 through 0]).
- Test the contents fetched in Step 5. If bit 15 = 0, it is a control character; branch to control address. If bit 15 = 1, place bits 7 through 0 into R_x (7 through 0).
- Update block check (LRC).
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6E₁₆ (156₈), the LCXL option is indicated by the A₁₆ (12₈) in bits 0 through 3 of the first word.

Approximate execution time: 22.50 microseconds.

3.111 LCBL $R_x, K(RP_x)$

Format:



Function: This instruction effects a load character with status, translation, and check (LRC):

- See Appendix 5.
- Set CF to:
 - (a) One and branch to error address if actual status in R_x (15 through 8) does not equal expected status; contents of R_x (15 through 8) \neq (EA [15 through 8]).
 - (b) Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Load R_x (7 through 0) with:
 - (Word Address [7 through 0]) if (EA + 2 [4]) = 1
 - (Word Address [15 through 8]) if (EA + 2 [4]) = 0
 Contents of R_x (15 through 8) remains unchanged.
- Increment character count.
- Add contents of R_x (7 through 0) from Step 3 to translation table address (TTA), then fetch (TTA + R_x [7 through 0]).
- Test the contents fetched in Step 5. If bit 15 = 0, it is a control character; branch to control address. If bit 15 = 1, place bits 7 through 0 into R_x (7 through 0).
- Update block check (LRC).
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6E₁₆ (156₈), the LCBL option is indicated by the B₁₆ (13₈) in bits 0 through 3 of the first word.

Approximate execution time: 23.10 microseconds.

3.112 LCC2 Rx,K(RPx)

Format:

P _H	P _L	BA	OP CODE 1101110 ₂ 156 ₈ 6E ₁₆					RP _X			1100 ₂ 14 ₈ C ₁₆						
P _H	P _L	K							R _x								
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a load character and check (CRC2):

- See Appendix 5.

- Set CF to:

Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).

- Load Rx (7 through 0) with:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 8]) if (EA + 2 [4]) = 0

Contents of Rx (15 through 8) remains unchanged.

- Increment character count.
- Update block check (CRC2).
- Representative examples are shown in Appendix 5.


Options and requirements: Since other instructions use OP CODE 6E₁₆ (156₈), the LCC2 option is indicated by the C₁₆ (14₈) in bits 0 through 3 of the first word.

Approximate execution time: 29.25 microseconds.

SECTION 254-340-102

3.113 LCS2 Rx,K(RPx)

Format:



Function: This instruction effects a load character with status and check (CRC2):

- See Appendix 5.
- Set CF to:
 - (a) One and branch to error address if actual status in Rx (15 through 8) does not equal expected status; contents of Rx (15 through 8) \neq (EA [15 through 8]).
 - (b) Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Load Rx (7 through 0) with:
 - (Word Address [7 through 0]) if (EA + 2 [4]) = 1
 - (Word Address [15 through 8]) if (EA + 2 [4]) = 0
 - Contents of Rx (15 through 8) remains unchanged.
- Increment character count.
- Update block check (CRC2).
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6E₁₆ (156₈), the LCS2 option is indicated by the D₁₆ (15₈) in bits 0 through 3 of the first word.

Approximate execution time: 29.85 microseconds.

3.114 LCX2 Rx,K(RPx)

Format:

P _H	P _L	BA	OP CODE 1101110 ₂ 156 ₈ 6E ₁₆					RP _X			1110 ₂ 16 ₈ E ₁₆						
P _H	P _L	K									Rx						
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a load character with translation and check (CRC2):


- See Appendix 5.
- Set CF to:
Zero and branch to error address if character count = character limit (EA + 2 [15 through 4])
= (EA + 4 [15 through 4])
- Load Rx (7 through 0) with:
(Word Address [7 through 0]) if (EA + 2 [4]) = 1
(Word Address [15 through 8]) if (EA + 2 [4]) = 0
Contents of Rx (15 through 8) remains unchanged.
- Increment character count.
- Add contents of Rx (7 through 0) from Step 3 to translation table address (TTA), then fetch (TTA + Rx [7 through 0]).
- Test the contents fetched in Step 5. If bit 15 = 0, it is a control character; branch to control address. If bit 15 = 1, place bits 7 through 0 into Rx (7 through 0).
- Update block check (CRC2).
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6E₁₆ (156₈), the LCX2 option is indicated by the E₁₆ (16₈) in bits 0 through 3 of the first word.

Approximate execution time: 33.00 microseconds.

3.115 LCB2 $R_x, K(RP_x)$

Format:



Function: This instruction effects a load character with status, translation, and check (CRC2):

- See Appendix 5.
- Set CF to:
 - (a) One and branch to error address if actual status in R_x (15 through 8) does not equal expected status; contents of R_x (15 through 8) \neq (EA [15 through 8]).
 - (b) Zero and branch error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Load R_x (7 through 0) with:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 8]) if (EA + 2 [4]) = 0

Contents of R_x (15 through 8) remains unchanged.
- Increment character count.
- Add contents of R_x (7 through 0) from Step 3 to translation table address (TTA), then fetch (TTA + R_x [7 through 0]).
- Test the contents fetched in Step 5. If bit 15 = 0, it is a control character; branch to control address. If bit 15 = 1, place bits 7 through 0 into R_x (7 through 0).
- Update block check (CRC2).
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6E₁₆ (156₈) the LCB2 option is indicated by the F₁₆ (17₈) in bits 0 through 3 of the first word.

Approximate execution time: 33.60 microseconds.

3.116 SCC $R_x, K(RP_x)$

Format:

P_H	P_L	BA	OP CODE 1101111 ₂ 157 ₈ 6F ₁₆						RP_x			0000 ₂ 00 ₈ 0 ₁₆					
P_H	P_L	K										R _x					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a store character:

- See Appendix 5.

- Set CF to:

Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).

- Store character contents of R_x (7 through 0) into:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 8]) if (EA + 2 [4]) = 0

Contents of other byte remains unchanged.


- Increment character count.
- No block check.
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6F₁₆ (157₈) the SCC option is indicated by the 0₁₆ (00₈) in bits 0 through 3 of the first word.

Approximate execution time: 18.30 microseconds.

3.117 SCS $R_x, K(RP_x)$

Format:



Function: This instruction effects a store character with status:


- See Appendix 5.
- Set CF to:
 - (a) One and branch to error address if actual status in R_x (15 through 8) does not equal expected status; contents of R_x (15 through 8) \neq (EA [15 through 8]).
 - (b) Zero and branch to error address if character count = character limit (EA + 2 [18 through 4]) = (EA + 4 [15 through 4]).
- Store character contents of R_x (7 through 0) into:
 - (Word Address [7 through 0]) if (EA + 2 [4]) = 1
 - (Word Address [15 through 8]) if (EA + 2 [4]) = 0
 Contents of other byte remains unchanged.
- Increment character count.
- No block check.
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6F₁₆ (157₈), the SCS option is indicated by the 1₁₆ (01₈) in bits 0 through 3 of the first word.

Approximate execution time: 18.90 microseconds.

3.118 SCX Rx,K(RPx)

Format:



Function: This instruction effects a store character with translation:

- See Appendix 5.
- Add contents of Rx (7 through 0) to translation table address (TTA) then fetch (TTA + Rx [7 through 0]).
- If translated character (fetch of Step 2) bit 15 = 0, it is a control character—branch to control address.
- Set CF to:
 - Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Store translated character contents of Rx (7 through 0) into:
 - (Word Address [7 through 0]) if (EA + 2 [4]) = 1
 - (Word Address [15 through 8]) if (EA + 2 [4]) = 0
 Contents of other byte is unchanged.
- Increment character count.
- No block check.
- Contents of Rx remains unchanged.
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6F₁₆ (157₈), the SCX option is indicated by the 2₁₆ (02₈) in bits 0 through 3 of the first word.

Approximate execution time: 22.05 microseconds.

3.119 SCB $R_x, K(RP_x)$

Format:

P_H	P_L	BA	OP CODE 1101111 ₂ 157 ₈ 6F ₁₆						RP_x			0011 ₂ 03 ₈ 3 ₁₆					
P_H	P_L	K						Rx									
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a store character with status and translation:

- See Appendix 5.
- Set CF to:

One and branch to error address if actual status in R_x (15 through 8) does not equal expected status; contents of R_x (15 through 8) \neq (EA [15 through 8]).
- Add contents of R_x (7 through 0) to translation table address (TTA), then fetch (TTA + R_x (7 through 0)).
- If translated character (fetch of Step 3) bit 15 = 0, it is a control character—branch to control address.
- Set CF to:

Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Store translated character contents of R_x (7 through 0) into:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 9]) if (EA + 2 [4]) = 0

Contents of other byte remains unchanged.
- Increment character count.
- No block check.
- Contents of R_x remains unchanged.
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6F₁₆ (157₈), the SCB option is indicated by the 3₁₆ (03₈) in bits 0 through 3 of the first word.

Approximate execution time: 22.65 microseconds.

3.120 *SCC1* $R_x, K(RP_x)$

Format:

P_H	P_L	BA	OP CODE 1101111 ₂ 157 ₈ 6F ₁₆					RP_x			0100 ₂ 04 ₈ 4 ₁₆						
P_H	P_L	K										R _x					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a store character and check (CRC1):

- See Appendix 5.
- Set CF to:
Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Store character contents of R_x (7 through 0) into:
(Word Address [7 through 0]) if (EA + 2 [4]) = 1
(Word Address [15 through 8]) if (EA + 2 [4]) = 0
Contents of other byte remains unchanged.
- Increment character count.
- Update block check (CRC1).
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6F₁₆ (157₈) the SCC1 option is indicated by the 4₁₆ (04₈) in bits 0 through 3 of the first word.

Approximate execution time: 31.35 microseconds.

3.121 SCS1 Rx,K(RPx)

Format:

P _H	P _L	BA	OP CODE 1101111 ₂ 157 ₈ 6F ₁₆						RP _X			010 ₁₂ 05 ₈ 5 ₁₆					
P _H	P _L	K						R _x									
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a store character with status and check (CRC1):

- See Appendix 5.
- Set CF to:
 - (a) One and branch to error address if actual status in Rx (15 through 8) does not equal expected status; contents of Rx (15 through 8) \neq (EA [15 through 8]).
 - (b) Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = EA + 4 [15 through 4]).
- Store character contents of Rx (7 through 0) into:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 8]) if (EA + 2 [4]) = 0


Contents of other byte remains unchanged.
- Increment character count.
- Update block check (CRC1).
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6F₁₆ (157₈) the SCS1 option is indicated by the 5₁₆ (05₈) in bits 0 through 3 of the first word.

Approximate execution time: 31.95 microseconds.

3.122 SCX1 Rx,K(RPx)

Format:



Function: This instruction effects a store character with translation and check (CRC1):

- See Appendix 5.
- Add contents of Rx (7 through 0) to translation table address (TTA), then fetch (TTA + Rx [7 through 0]).
- If translated character (fetch of Step 3) bit 15 = 0, it is a control character—branch to control address.
- Set CF to:

Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Store translated character contents of Rx (7 through 0) into:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 8]) if (EA + 2 [4]) = 0

Contents of other byte remains unchanged.
- Increment character count.
- Update block check (CRC1). Contents of Rx remains unchanged.
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6F₁₆ (157₈), the SCX1 option is indicated by 6₁₆ (06₈) in bits 0 through 3 of the first word.

Approximate execution time: 35.10 microseconds.

3.123 SCB1 Rx,K(RPx)

Format:

P _H	P _L	BA	OP CODE 1101111 ₂ 157 ₈ 6F ₁₆	RP _X	0111 ₂ 07 ₈ 7 ₁₆												
P _H	P _L	K			R _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a store character with status, translation, and check (CRC1):

- See Appendix 5.
- Set CF to:

One and branch to error address if actual status in Rx (15 through 8) does not equal expected status; contents of Rx (15 through 8) \neq (EA [15 through 8]).
- Add contents of Rx (7 through 0) to translation table address (TTA), then fetch (TTA + Rx [7 through 0]).
- If translated character (fetch of Step 3) bit 15 = 0, it is a control character—branch to control address.
- Set CF to:

Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Store translated character contents of Rx (7 through 0) into:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 8]) if (EA + 2 [4]) = 0

Contents of other byte remains unchanged.
- Increment character count.
- Update block check (CRC1). Contents of Rx remains unchanged.
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6F₁₆ (157₈), the SCB1 option is indicated by the 7₁₆ (07₈) in bits 0 through 3 of the first word.

Approximate execution time: 35.70 microseconds.

3.124 SCCL Rx,K(RPx)

Format:

P_H	P_L	BA	OP CODE 1101111 ₂ 157 ₈ 6F ₁₆						RP _X			1000 ₂ 10 ₈ 8 ₁₆					
P_H	P_L	K						Rx									
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a store character and check (LRC):

- See Appendix 5.

- Set CF to:

Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).

- Store character contents of Rx (7 through 0) into:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 8]) if (EA + 2 [4]) = 0

Contents of other byte remains unchanged.


- Increment character count.
- Update block check (LRC).
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6F₁₆ (157₈), the SCCL option is indicated by the 8₁₆ (10₈) in bits 0 through 3 of the first word.

Approximate execution time: 20.85 microseconds.

3.125 *SCSL Rx,K(RPx)*

Format:



Function: This instruction effects a store character with status and check (LRC):


- See Appendix 5.
- Set CF to:
 - (a) One and branch to error address if actual status in Rx (15 through 8) does not equal expected status; contents of Rx (15 through 8) \neq (EA [15 through 8]).
 - (b) Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Store character contents of Rx (7 through 0) into:
 - (Word Address [7 through 0]) if (EA + 2 [4]) = 1
 - (Word Address [15 through 8]) if (EA + 2 [4]) = 0
 Contents of other byte remains unchanged.
- Increment character count.
- Update block check (LRC).
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6F₁₆ (157₈), the SCSL option is indicated by the 9₁₆ (11₈) in bits 0 through 3 of the first word.

Approximate execution time: 21.45 microseconds.

3.126 SCXL $R_x, K(RP_x)$

Format:



Function: This instruction effects a store character with translation and check (LRC):

- See Appendix 5.
- Add contents of R_x (7 through 0) to translation table address (TTA), then fetch (TTA + R_x [7 through 0]).
- If translated character (fetch of Step 2) bit 15 = 0, it is a control character—branch to control address.
- Set CF to:

Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Store translated character contents of R_x (7 through 0) into:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 8]) if (EA + 2 [4]) = 0

Contents of other byte remains unchanged.
- Increment character count.
- Update block check.
- Contents of R_x remains unchanged.
- Representative examples are shown in Appendix 5.


Options and requirements: Since other instructions use OP CODE 6F₁₆ (157₈), the SCXL option is indicated by the A₁₆ (12₈) in bits 0 through 3 of the first word.

Approximate execution time: 24.60 microseconds.

SECTION 254-340-102

3.127 SCBL $R_x, K(RP_x)$

Format:



Function: This instruction effects a store character with status, translation, and check (LRC):

- See Appendix 5.
- Set CF to:

One and branch to error address if actual status in R_x (15 through 8) does not equal expected status contents of R_x (15 through 8) \neq (EA [15 through 8]).
- Add contents of R_x (7 through 0) to translation table address (TTA), then fetch (TTA + R_x [7 through 0]).
- If translated character (fetch of Step 3) bit 15 = 0, it is a control character—branch to control address.
- Set CF to:

Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Store translated character contents of R_x (7 through 0) into:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1
(Word Address [15 through 8]) if (EA + 2 [4]) = 0

Contents of other byte remains unchanged.
- Increment character count.
- Update block check.
- Contents of R_x remains unchanged.
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE $6F_{16}$ (157_8), the SCBL option is indicated by the B_{16} (13_8) in bits 0 through 3 of the first word.

Approximate execution time: 25.30 microseconds.

3.128 *SCC2 Rx,K(RPx)*

Format:

P _H	P _L	BA	OP CODE 1101111 ₂ 157 ₈ 6F ₁₆	RP _X	1100 ₂ 14 ₈ C ₁₆												
P _H	P _L	K			R _x												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a store character and check (CRC2):

- See Appendix 5.

- Set CF to:

Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).

- Store character contents of R_x (7 through 0) into:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 8]) if (EA + 2 [4]) = 0

Contents of other byte remains unchanged.

- Increment character count.
- Update block check (CRC2).
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6F₁₆ (157₈), the SCC2 option is indicated by the C₁₆ (14₈) in bits 0 through 3 of the first word.

Approximate execution time: 31.35 microseconds.

3.129 SCS2 $R_x, K(RP_x)$

Format:

P_H	P_L	BA	OP CODE 1101111 ₂ 157 ₈ 6F ₁₆					RP_x	1101 ₂ 15 ₈ D ₁₆								
P_H	P_L	K						R _x									
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a store character with status and check (CRC2):

- See Appendix 5.
- Set CF to:
 - (a) One and branch to error address if actual status in R_x (15 through 8) does not equal expected status; contents of R_x (15 through 8) \neq (EA [15 through 8]).
 - (b) Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Store character contents of R_x (7 through 0) into:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 8]) if (EA + 2 [4]) = 0

Contents of other byte remains unchanged.
- Increment character count.
- Update block check (CRC2).
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6F₁₆ (157₈), the SCS2 option is indicated by the D₁₆ (15₈) in bits 0 through 3 of the first word.

Approximate execution time: 31.95 microseconds.

3.130 SCX2 Rx,K(RPx)

Format:

P _H	P _L	BA	OP CODE 1101111 ₂ 157 ₈ 6F ₁₆					RP _X			1110 ₂ 16 ₈ E ₁₆						
P _H	P _L	K							Rx								
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a store character with translation and check (CRC2):

- See Appendix 5.
- Add contents of Rx (7 through 0) to translation table address (TTA), then fetch (TTA + Rx [7 through 0]).
- If translated character (fetch of Step 2) bit 15 = 0, it is a control character—branch to control address.
- Set CF to:
 - Zero and branch to error address if character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).
- Store translated character contents of Rx (7 through 0) into:
 - (Word Address [7 through 0]) if (EA + 2 [4]) = 1
 - (Word Address [15 through 8]) if (EA + 2 [4]) = 0
 Contents of other byte remains unchanged.
- Increment character count.
- Update block check (CRC2).
- Contents of Rx remains unchanged.
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6F₁₆ (157₈), the SCX2 option is indicated by the E₁₆ (16₈) in bits 0 through 3 of the first word.

Approximate execution time: 35.01 microseconds.

3.131 SCB2 $R_x, K(RP_x)$

Format:

P _H	P _L	BA	OP CODE 1101111 ₂ 157 ₈ 6F ₁₆						RP _x			1111 ₂ 17 ₈ F ₁₆					
P _H	P _L	K										R _x					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a store character with status, translation, and check (CRC2):

- See Appendix 5.

- Set CF to

One and branch to error address if actual status in R_x (15 through 8) does not equal expected status; contents of R_x (15 through 8) \neq (EA [15 through 8]).

- Add contents of R_x (7 through 0) to translation table address (TTA), then fetch (TTA + R_x (7 through 0)).
- If translated character (fetch of Step 3) bit 15 = 0, it is a control character—branch to control address.

- Set CF to:

Zero and branch to error address of character count = character limit (EA + 2 [15 through 4]) = (EA + 4 [15 through 4]).

- Store translated character contents of R_x (7 through 0) into:

(Word Address [7 through 0]) if (EA + 2 [4]) = 1

(Word Address [15 through 8]) if (EA + 2 [4]) = 0

Contents of other byte remains unchanged.

- Increment character count.
- Update block check (CRC2). Contents of R_x remains unchanged.
- Representative examples are shown in Appendix 5.

Options and requirements: Since other instructions use OP CODE 6F₁₆ (157₈), the SCB2 option is indicated by the F₁₆ (17₈) in bits 0 through 3 of the first word.

Approximate execution time: 35.70 microseconds.

3.132 *CRC1 Rx,K(RPx)*

Format:

P_H	P_L	BA	OP CODE 1110000 ₂ 160 ₈ 70 ₁₆						RP_x			0000 ₂ 00 ₈ 0 ₁₆					
P_H	P_L	K										Rx					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: This instruction effects a check character (CRC1):


- See Appendix 5.
- Update block check (CRC1). The synchronous data link control (SDLC) polynomial $X^{16}+X^{12}+X^5+1$ is used.
- Block check is at EA rather than EA+6.
- CF is unchanged.

Options and requirements: Since other instructions use OP CODE 70₁₆ (160₈), the CRC1 option is indicated by the 0₁₆ (00₈) in bits 0 through 3 of the first word.

Approximate execution time: 16.05 microseconds.

3.133 CRC2 $R_x, K(RP_x)$

Format:



Function: This instruction effects a check character (CRC2):


- See Appendix 5.
- Update block check (CRC2). The binary synchronous communications (BSC) polynomial $X^{16}+X^{15}+X^2+X^1$ is used.
- Block check is at EA rather than EA+6.
- CF is unchanged.

Options and requirements: Since other instructions use OP CODE 70₁₆ (160₈), the CRC2 option is indicated by the 1₁₆ (01₈) in bits 0 through 3 of the first word.

Approximate execution time: 16.05 microseconds.

3.134 *XLAT Rx,K(RPx)*

Format:



Function: This instruction effects a translate character.

- See Appendix 5.
- Add contents of Rx (7 through 0) to translation table address (TTA), then fetch (TTA + Rx [7 through 0]).
- If translated character (fetch of Step 2) bit 15 = 0, it is a control character—branch to control address.
- Load translated character into Rx (7 through 0) contents of Rx (15 through 8) remains unchanged.
- Representative examples are shown in Appendix 5.
- CF is unchanged.

Options and requirements: Since other instructions use OP CODE 70₁₆ (160₈), the XLAT option is indicated by the 2₁₆ (02₈) in bits 0 through 3 of the first word.

Approximate execution time: 10.35 microseconds.

H. Miscellaneous

3.135 GETFR K(RP_x)

Format:

PH	PL	BA	OP CODE 1010100 ₂ 124 ₈ 54 ₁₆	0110 ₂ 06 ₈ 6 ₁₆	RP _x												
PH	PL	K			0000 ₂ 00 ₈ 0 ₁₆												
PH	PL	DATA															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: Store registers in a stack frame in the following manner:

1. Add the length of the current stack frame (in memory at the address pointed to by RP_x) to the current address in RP_x to point to the new stack frame.
2. Save K (the length of the new frame) in the first entry of the new frame.
3. Compare K to the upper 12 bits of RP_x (remaining stack free space). If not enough space remains, abort the operation by executing an SVC 15 instruction.
4. Save the original contents of RP_x in the second and third entries of the new frame.
5. Decrement the upper 12 bits of RP_x by K.
6. Increment the frame address portion of RP_x by K to point to the first entry of the new frame.
7. Scan each bit of the data word in the instruction (starting with bit 0) and, if set, save the corresponding register in the new frame starting at the fourth entry.



1. *This instruction is available only on releases G1C and later.*
2. *The initial value of the length field of RP_x should be one less than the stack length because the new frame length is stored on the stack before testing for overflow.*
3. *Registers RP_x and RP_x+1 must not be specified within the data word since the values after update are saved. This will cause problems when the frame is released. (It will lock the frame pointer at the current frame.)*
4. *The value of K must be greater than or equal to the number of registers to be saved; otherwise, part of the frame will be overwritten.†*

3.136 **◆RELFR RP_x**

Format:

PH	PL	BA	OP CODE 1010100 ₂ 124 ₈ 54 ₁₆					0111 ₂ 07 ₈ 7 ₁₆			RP _x						
PH	PL	DATA															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Function: Restore previously saved registers from the stack frame in the following manner:

1. Save the pointer to the current frame in a temporary location.
2. Point to the previous frame by loading RP_x and RP_x+1 from the current frame.
3. Scan each bit of the data word in the instruction (starting with bit 0) and, if set, load the register from the stack frame beginning at the fourth entry.



1. *This instruction is available only on releases G1C and later.*
2. *Registers RP_x and RP_x+1 must not be specified since this will result in the loss of the frame pointer.◆*

4. GLOSSARY

4.01 The following terms and definitions are used in this section to describe the program instruction set.

Address—A number (20 bits) that identifies a location in a storage device or equipment unit.

Binary—Base 2 numbering system, using digits 0 and 1.

Bit (contracted from *binary digit*)—The binary unit of information which is represented by one of two possible conditions such as the digits 0 and 1, high potential or low potential, on or off.

Clear—To restore a storage device or area to the “zero” state.

Complement—Put bit positions in opposite state, eg, 0 to 1, 1 to 0.

Conditional Transfer—An instruction which causes the program control to either process the next sequential instruction or to jump to some other specified instruction, depending upon the result of some previous operation or condition.

Decrement—Subtract from.

Exclusive OR—A logic operation for combining binary words in accordance with the following rule: given binary words A and B, the result is a word that has a 1 only in those bit positions in which either A or B but not both have a 1.

$$\begin{array}{r} \text{eg,} \quad A = 1100_2 \\ \quad \quad B = 1010_2 \\ \hline A \oplus B = 0110_2 \end{array}$$

Flip-Flop—A device capable of assuming two stable states (set or clear), thereby storing a bit of information. It remains in either state until a signal changes it to the other state.

Gate—A circuit which has the ability to produce an output dependent upon specified type or the coincident nature of the input(s).

Hexadecimal—Base 16 numbering system, using the digits 0 through F (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F).

Hold-Get Area—An area in main store used to store the general registers 2 through 15 and the return address. It is used to store information to prevent its loss when the program transfers from one level of subroutine to another.

Immediate Data—Information that is usually part of an instruction and is directly available for use.

Inclusive OR—A logical operation for combining binary words in accordance with the following rule: given binary words A and B, the result is a binary word that has a 1 only in those bit positions in which either A or B or both have a 1.

$$\begin{array}{r} \text{e g,} \quad A = 1100_2 \\ \quad \quad B = 1010_2 \\ \hline A + B = 1110_2 \end{array}$$

Indexing—Algebraically adding a given number (index) to another number or address.

Insertion Masking—The process of inserting bit information from one location to another under mask. For each bit position containing a 1 in the mask, the corresponding bit position in a register (Rx) is replaced by the result of the logical product (AND) of the mask bit and the corresponding bit of another register (Ry). For each bit position containing a 0 in the mask, the corresponding bit position of the register (Rx) remains the same. Algebraically, insertion masking can be represented as follows:

$$(R_{\vee} \bullet M) + (R_{\times} \bullet M)$$

where:

M is Mask
 \bullet is an AND function
 $+$ is an OR function
 \neg is a NOT function

Example: (Using 8-bit register for simplicity)

Contents of R_{\vee}	=	10101010 ₂
Mask	=	00001111 ₂
Original Contents of R_{\times}	=	<u>01010101₂</u>
New Contents of R_{\times} (after insertion masking)	=	01011010 ₂

Instruction—One or more words which direct a unit or resource to perform a particular function such as the clearing of a register, the gating of the information from one place to another, etc.

Logical Product (AND)—A logical operation for combining binary words in accordance with the following rule: given binary words A and B, the result is a binary word that has a 1 only in those bit positions in which both A and B have a 1.

$$\begin{array}{r} \text{e g,} \quad A = 1100_2 \\ \quad \quad B = 1010_2 \\ \hline A \bullet B = 1000_2 \end{array}$$

Mask—A binary word used to specify the bit positions of a word which are to be operated on (0 means no modification; 1 means perform specified operation on that bit position of the word).

Microinstruction—A 32-bit word stored in the microstore of the 3A CC.

Microsecond—One 1 millionth of a second (0.000001 sec).

Microsequence—A set of microinstructions which perform the function indicated by an instruction from memory.

Mnemonic—A combination of letters which convey the essence of the command. Some of these are:

A = Add
 B = Branch
 C = Compare
 COM = Complement
 EX = Exchange
 G = Get
 H = Hold
 I = Insert
 L = Load

M = Maintenance
N = AND
O = OR
RL = Rotate Left
RR = Rotate Right
ST = Store
T = Test
X = Exclusive OR
Z = Zero

Octal—Base 8 numbering system, using the digits 0 through 7.

Off-Line—A condition in which equipment may or may not be operating correctly but is not called on to perform its primary function.

On-Line—A condition in which equipment is performing its primary function.

Read—To retrieve the information stored in a memory device.

Register—A functionally associated set of memory elements such as flip-flops. A word repository.

Sequential—A manner of action, or operation, of equipment in which instructions are set up in a sequence (following a specific space or time pattern) and are fed consecutively to equipment.

Set—To place a storage device in the “one” state.

Subroutine—A sequence of programmed instructions to perform a particular function which may be common to several programs or called from two or more places in a single program.

Unconditional Transfer—An instruction which causes the program control to jump to a specified instruction.

Word—A set of characters which occupies one location in storage and is treated by the system as a unit.

Write—To insert information into a memory device.

TABLE A

DEFINITIONS OF TERMS USED IN DESCRIPTION OF BASIC INSTRUCTIONS

TERM	MEANING
R_x or R_y	One of the 16 general registers (R0 through R15) within the 3A CC.
RA	Either the pair of general registers R12 and R13 or the pair of general registers R14 and R15 are used to contain a 20-bit address.
RA = R12	General register address pair of R12 and R13 are used to contain a 20-bit address (bits 3 through 0 of R12 and bits 15 through 0 of R13).
RA = R14	General register address pair of R14 and R15 are used to contain a 20-bit address (bits 3 through 0 of R14 and bits 15 through 0 of R15).
I	Immediate data
OFFSET	8-bit index number
N	4-bit number (used as immediate data or index number)
M	Mask data bits
X	Low eight bits of an address
RS	<p>May be any one of the special registers listed below:</p> <ul style="list-style-type: none"> DB — Display Buffer SAR — Store Address Register PA — Program Address Register MCHTR — Maintenance Channel Transmit Receive Register (Load Only) AK — Address Mask AI — Address Input ER — Error Register SS — System Status Register MCHB — Maintenance Channel Buffer Register DK — Data Mask DI — Data Input TI — Timer (Read Only) IM — Interrupt Mask IS — Interrupt Set (Read Only) MS — Maintenance State MMSR — Main Memory Status Register (Read Only)

TABLE B

DEFINITIONS OF TERMS USED IN DESCRIPTION OF EXTENDED INSTRUCTIONS

TERM	MEANING
(R)	Contents of register R
(RP)	Contents of register pair RP
[ADDR]	Contents of memory at location ADDR
EA	Effective address (computed address)
B	4-bit quantity
N	4-bit quantity
M	8- or 16-bit mask
Y	20-bit address
YI	20-bit quantity
K	12-bit quantity
X()	Hexadecimal value within () (anything other than X with parentheses)
EA()	Bits of parameter before ()
1234	Decimal value 1234
GR	Specific general register
RA	Base register pair (12 and 13 or 14 and 15)
RP	Any register pair, as 0 and 1, 2 and 3, 4 and 5, 6 and 7, 8 and 9, 10 and 11, 12 and 13, or 14 and 15
RS	Special register
PA	Program address
I	Immediate
OPF	Opcode fill bit

TABLE C
ALPHABETIC LISTING OF BASIC INSTRUCTIONS

INSTRUCTION	PARAGRAPH REFERENCE	INSTRUCTION	PARAGRAPH REFERENCE
AI R _X , I	2.61	CR R _X , R _Y	2.78
AN R _X , N	2.62	CRM R _X , R _Y , M	2.79
AR R _X , R _Y	2.63	EXR R _X , R _Y	2.35
AIS Y	2.64	FLZ R _X , R _Y	2.87
B Y	2.39	GA	2.56
BC Y	2.42	GN R _X , N	2.58
BCL Y	2.44	HA	2.55
BL Y	2.41	HALT	2.115
BNC Y	2.43	HN R _X , N	2.57
BNCL Y	2.45	ICF R _X , N	2.99
BPAX R _X	2.48	IRM R _X , R _Y , M	2.37
BR N(RA)	2.40	L R _X , N(RA)	2.16
BRX R _X (RA)	2.47	LA R _X , N(RA)	2.17
BSA Y	2.49	LAL R _X , Y, RA	2.15
BSAI X	2.50	LAX R _X , R _Y (RA)	2.19
B TSA	2.51	LI R _X , I	2.20
BTSAG	2.53	LL R _X , Y	2.14
BTSAGN N	2.54	LN R _X , N	2.21
BTSAN N	2.52	LR R _X , R _Y	2.32
BX R _X , Y	2.46	LRM R _X , R _Y , M	2.33
CI R _X , I	2.80	LRS R _X , RS	2.30
CIRM R _X , I, N, M	2.81	LSR RS, R _X	2.31
COFL N(RA)	2.124	LX R _X , R _Y (RA)	2.18
COFL R _X (RA)	2.125	MI	2.116
COFLX R _X , (RA)	2.127	MIS	2.117
COM R _X	2.69	MSTF N(RA)	2.118
COM R _X , R _Y	2.70	MSTFX R _X (RA)	2.119
CONL N(RA)	2.122	NI R _X , I	2.71
CONL R _X (RA)	2.123	NOP	2.126
CONLX R _X (RA)	2.128	NR R _X , R _Y	2.72

TABLE C (Contd)

ALPHABETIC LISTING OF BASIC INSTRUCTIONS

INSTRUCTION	PARAGRAPH REFERENCE	INSTRUCTION	PARAGRAPH REFERENCE
OI R _X , I	2.73	STM R _X , N(RA), M	2.28
OR R _X , R _Y	2.74	STVM R _X , N(RA)	2.29
PACK RS	2.34	STX R _X , R _Y (RA)	2.26
PIE	2.59	TBN R _X , B	2.104
RL R _X , R _Y	2.82	TBR R _X , R _Y	2.105
RLN R _X , N	2.85	TBS N(RA), B	2.106
RR R _X , R _Y	2.83	TCC1	2.107
RRN R _X , N	2.84	TCH	2.114
SBN R _X , B	2.91	TIO	2.112
SBR R _X , R _Y	2.92	TMIO	2.113
SBS N(RA), B	2.93	TRPH R _X	2.101
SCF	2.89	TRPL R _X	2.100
SI R _X , I	2.67	TSRPH RS	2.103
SIO	2.109	TSRPL RS	2.102
SMIO	2.110	TZ R _X	2.86
SN R _X , N	2.65	UNPK RS	2.36
SOP	2.90	XI R _X , I	2.75
SR R _X , R _Y	2.66	XR R _X , R _Y	2.76
ST R _X , N(RA)	2.24	ZBN R _X , B	2.95
STA R _X , N(RA)	2.25	ZBR R _X , R _Y	2.96
STAF N(RA)	2.120	ZBS N(RA), B	2.97
STAF R _X (RA)	2.121	ZCF	2.94
STAFX R _X (RA)	2.129	ZIO	2.111
STAL R _X , Y(RA)	2.23	ZOP	2.98
STAX R _X , R _Y (RA)	2.27	ZR R _X	2.77
STL R _X , Y	2.22		

TABLE D

ALPHABETIC LISTING OF EXTENDED INSTRUCTIONS

INSTRUCTION	PARAGRAPH REFERENCE	INSTRUCTION	PARAGRAPH REFERENCE
AAR R_X, R_Y	3.63	LCS2 $R_X, K(RP_X)$	3.113
A1SK $K(RP_X)$	3.64	LCX $R_X, K(RP_X)$	3.102
A1SX $R_X (RP_X)$	3.65	LCXL $R_X, K(RP_X)$	3.110
BAL RP_X, Y	3.53	LCX1 $R_X, K(RP_X)$	3.106
BALK $RP_X, K(RP_Y)$	3.54	LCX2 $R_X, K(RP_X)$	3.114
BALX $RP_X, R_X (RP_Y)$	3.55	LDK $RP_X, K(RP_Y)$	3.10
CAR R_X, R_Y	3.67	LDX $RP_X, R_X (RP_Y)$	3.11
CASR R_X, R_Y	3.68	LDMA	3.99
CMC N	3.92	LMP Y	3.12
CRC1 $R_X, K(RP_X)$	3.132	LMPK $K(RP_X)$	3.13
CRC2 $R_X, K(RP_X)$	3.133	LMPX $R_X (RP_X)$	3.14
GETFR $K(RP_X)$	3.135	LRP RP_X, Y	3.16
IDBS	3.90	LRPAK $RP_X, K(RP_Y)$	3.21
IDMA	3.97	LRPAX $RP_X, R_X (RP_Y)$	3.22
IID	3.91	LRPI RP_X, YI	3.20
LALL Y	3.06	LRPK $RP_X, K(RP_Y)$	3.17
LALLI Y	3.07	LRPX $RP_X, R_X (RP_Y)$	3.18
LB R_X, RP_X	3.08	LXAK $R_X, K(RP_X)$	3.23
LBA R_X, RP_X	3.09	LXAX $R_X, R_Y (RP_X)$	3.24
LCB $R_X, K(RP_X)$	3.103	LXK $R_X, K(RP_X)$	3.26
LCBL $R_X, K(RP_X)$	3.111	LXX $R_X, R_Y (RP_X)$	3.27
LCB1 $R_X, K(RP_X)$	3.107	MBLK RP_X, RP_Y	3.52
LCB2 $R_X, K(RP_X)$	3.115	MDMA	3.93
LCC $R_X, K(RP_X)$	3.100	RD	3.81
LCCL $R_X, K(RP_X)$	3.108	RDMA	3.95
LCC1 $R_X, K(RP_X)$	3.104	RDP	3.82
LCC2 $R_X, K(RP_X)$	3.112	RET RP_X	3.57
LCS $R_X, K(RP_X)$	3.101	RELFR RP_X	3.136
LCSL $R_X, K(RP_X)$	3.109	RETSN RP_X, N	3.58
LCS1 $R_X, K(RP_X)$	3.105	RPAK $K(RP_X)$	3.49

TABLE D (Contd)

ALPHABETIC LISTING OF EXTENDED INSTRUCTIONS

INSTRUCTION	PARAGRAPH REFERENCE	INSTRUCTION	PARAGRAPH REFERENCE
RPAX R _X (RP _X)	3.50	STB R _X , RP _X	3.30
SAR R _X , R _Y	3.69	STBA R _X , RP _X	3.31
SCB R _X , K(RP _X)	3.119	STDK RP _X , K(RP _Y)	3.32
SCBL R _X , K(RP _X)	3.127	STD _X RP _X , R _X (RP _Y)	3.33
SCB1 R _X , K(RP _X)	3.123	STMP Y	3.34
SCB2 R _X , K(RP _X)	3.131	STMPK K(RP _X)	3.35
SCC R _X , K(RP _X)	3.116	STMPX R _X (RP _X)	3.36
SCCL R _X , K(RP _X)	3.124	STRP Y	3.38
SCC1 R _X , K(RP _X)	3.120	STRPAK RP _X , K(RP _Y)	3.42
SCC2 R _X , K(RP _X)	3.128	STRPAX RP _X , R _X (RP _Y)	3.43
SCS R _X , K(RP _X)	3.117	STRPK RP _X , K(RP _Y)	3.39
SCSL R _X , K(RP _X)	3.125	STRPX RP _X , R _X (RP _Y)	3.40
SCS1 R _X , K(RP _X)	3.121	STXAK R _X , K(RP _X)	3.44
SCS2 R _X , K(RP _X)	3.129	STXAX R _X , R _Y (RP _X)	3.45
SCX R _X , K(RP _X)	3.118	STXK R _X , K(RP _X)	3.47
SCXL R _X , K(RP _X)	3.126	STXX R _X , R _Y (RP _X)	3.48
SCX1 R _X , K(RP _X)	3.122	SVC N	3.59
SCX2 R _X , K(RP _X)	3.130	S1S Y	3.70
SDC	3.84	S1SK K(RP _X)	3.71
SDMA	3.98	S1SX R _X (RP _X)	3.72
SLL R _X , R _Y	3.74	TBSY	3.89
SLLN R _X , N	3.75	TDMA	3.96
SRL R _X , R _Y	3.76	TSBSK B, K(RP _X)	3.78
SRLN R _X , N	3.77	TSBSX B, R _X (RP _X)	3.79
SS	3.85	WD	3.83
SSA	3.87	WDMA	3.94
SSP	3.86	XLAT R _X , K(RP _X)	3.134
SSPA	3.88	XQT Y	3.60
STALL Y	3.28	XQTEI Y	3.61
STALLI Y	3.29		

TABLE E
ALPHABETIC LISTING OF BASIC AND EXTENDED INSTRUCTIONS

INSTRUCTION	PARAGRAPH REFERENCE	INSTRUCTION	PARAGRAPH REFERENCE
AAR R _x , R _y	3.63	CIRM R _x , I, N, M	2.81
AI R _x , I	2.61	CMC N	3.92
AN R _x , N	2.62	COFL N(RA)	2.124
AR R _x , R _y	2.63	COFL R _x (RA)	2.125
A1SK K(RP _x)	3.64	COFLX R _x (RA)	2.127
A1SX R _x (RP _x)	3.65	COM R _x	2.69
A1S Y	2.64	COM R _x , R _y	2.70
B Y	2.39	CONL N(RA)	2.122
BAL RP _x , Y	3.53	CONL R _x (RA)	2.123
BALK RP _x , K(RP _y)	3.54	CONLX R _x (RA)	2.128
BALX RP _x , R _x (RP _y)	3.55	CR R _x , R _y	2.78
BC Y	2.42	CRC1 R _x , K(RP _x)	3.132
BCL Y	2.44	CRC2 R _x , K(RP _x)	3.133
BL Y	2.41	CRM R _x , R _y , M	2.79
BNC Y	2.43	EXR R _x , R _y	2.35
BNCL Y	2.45	FLZ R _x , R _y	2.87
BPAX R _x	2.48	GA	2.56
BR N(RA)	2.40	GETFR K(RP _x)	3.135
BRX R _x (RA)	2.47	GN R _x , N	2.58
BSA Y	2.49	HA	2.55
BSAI X	2.50	HALT	2.115
BTSA	2.51	HN R _x , N	2.57
BTSAG	2.53	ICF R _x , N	2.99
BTSAGN N	2.54	IDBS	3.90
BTSAN N	2.52	IDMA	3.97
BX R _x , Y	2.46	IID	3.91
CAR R _x , R _y	3.67	IRM R _x , R _y , M	2.37
CASR R _x , R _y	3.68	L R _x , N(RA)	2.16
CI R _x , I	2.80	LA R _x , N(RA)	2.17

TABLE E (Contd)

ALPHABETIC LISTING OF BASIC AND EXTENDED INSTRUCTIONS

INSTRUCTION	PARAGRAPH REFERENCE	INSTRUCTION	PARAGRAPH REFERENCE
LAL R _x , Y, RA	2.15	LMPX R _x (RP _x)	3.14
LALL Y	3.06	LN R _x , N	2.21
LALLI Y	3.07	LR R _x , R _y	2.32
LAX R _x , R _y (RA)	2.19	LRM R _x , R _y , M	2.33
LB R _x , RP _x	3.08	LRP RP _x , Y	3.16
LBA R _x , RP _x	3.09	LRPAK RP _x , K(RP _x)	3.21
LCB R _x , K(RP _x)	3.103	LRPAX RP _x , R _x (RP _x)	3.22
LCBL R _x , K(RP _x)	3.111	LRPI RP _x , YI	3.20
LCB1 R _x , K(RP _x)	3.107	LRPK RP _x , K(RP _y)	3.17
LCB2 R _x , K(RP _x)	3.115	LRPX RP _x , R _x (RP _y)	3.18
LCC R _x , K(RP _x)	3.100	LRS R _x , RS	2.30
LCCL R _x , K(RP _x)	3.108	LSR RS, R _x	2.31
LCC1 R _x , K(RP _x)	3.104	LX R _x , R _y (RA)	2.18
LCC2 R _x , K(RP _x)	3.112	LXAK R _x , K(RP _x)	3.23
LCS R _x , K(RP _x)	3.101	LXAX R _x , R _y RP _x)	3.24
LCSL R _x , K(RP _x)	3.109	LXK R _x , K(RP _x)	3.26
LCS1 R _x , K(RP _x)	3.105	LXX R _x , R _y (RP _x)	3.27
LCS2 R _x , K(RP _x)	3.113	MBLK RP _x , RP _y	3.52
LCX R _x , K(RP _x)	3.102	MDMA	3.93
LCXL R _x , K(RP _x)	3.110	MI	2.116
LCX1 R _x , K(RP _x)	3.106	MIS	2.117
LCX2 R _x , K(RP _x)	3.114	MSTF N(RA)	2.118
LDK RP _x , K(RP _y)	3.10	MSTFX R _x (RA)	2.119
LDX RP _x , R _x (RP _y)	3.11	NI R _x , I	2.71
LDMA	3.99	NOP	2.126
LI R _x , I	2.20	NR R _x , R _y	2.72
LL R _x , Y	2.14	OI R _x , I	2.73
LMP Y	3.12	OR R _x , R _y	2.74
LMPK K(RP _x)	3.13	PACK RS	2.34

TABLE E (Contd)

ALPHABETIC LISTING OF BASIC AND EXTENDED INSTRUCTIONS

INSTRUCTION	PARAGRAPH REFERENCE	INSTRUCTION	PARAGRAPH REFERENCE
PIE	2.59	SCS2 R _x , K(RP _x)	3.129
RD	3.81	SCX R _x , K(RP _x)	3.118
RDMA	3.95	SCXL R _x , K(RP _x)	3.126
RDP	3.82	SCX1 R _x , K(RP _x)	3.122
RET RP _x	3.57	SCX2 R _x , K(RP _x)	3.130
RELFR RP _x	3.136	SDC	3.84
RETSN RP _x , N	3.58	SDMA	3.98
RL R _x , R _y	2.82	SI R _x , I	2.67
RLN R _x , N	2.85	SIO	2.109
RPAK K(RP _x)	3.49	SLL R _x , R _y	3.74
RPAX R _x (RP _x)	3.50	SLLN R _x , N	3.75
RR R _x , R _y	2.83	SMIO	2.110
RRN R _x , N	2.84	SN R _x , N	2.65
SAR R _x , R _y	3.69	SOP	2.90
SBN R _x , B	2.91	SRL R _x , R _y	3.76
SBR R _x , R _y	2.92	SRLN R _x , N	3.77
SBS N(RA), B	2.93	SR R _x , R _y	2.66
SCB R _x , K(RP _x)	3.119	SS	3.85
SCBL R _x , K(RP _x)	3.127	SSA	3.87
SCB1 R _x , K(RP _x)	3.123	SSP	3.86
SCB2 R _x , K(RP _x)	3.131	SSPA	3.88
SCC R _x , K(RP _x)	3.116	ST R _x , N(RA)	2.24
SCCL R _x , K(RP _x)	3.124	STA R _x , N(RA)	2.25
SCC1 R _x , K(RP _x)	3.120	STAF N(RA)	2.120
SCC2 R _x , K(RP _x)	3.128	STAF R _x (RA)	2.121
SCF	2.89	STAFX R _x (RA)	2.129
SCS R _x , K(RP _x)	3.117	STAL R _x , Y(RA)	2.23
SCSL R _x , K(RP _x)	3.125	STALL Y	3.28
SCS1 R _x , K(RP _x)	3.121	STALLI Y	3.29

TABLE E (Contd)

ALPHABETIC LISTING OF BASIC AND EXTENDED INSTRUCTIONS

INSTRUCTION	PARAGRAPH REFERENCE	INSTRUCTION	PARAGRAPH REFERENCE
STAX R _X , R _Y (RA)	2.27	TBSY	3.89
STB R _X , RP _X	3.30	TCC1	2.107
STBA R _X , RP _X	3.31	TCH	2.114
STDK RP _X , K(RP _Y)	3.32	TDMA	3.96
STD _X RP _X , R _X (RP _Y)	3.33	TIO	2.112
STL R _X , Y	2.22	TMIO	2.113
STM R _X , N(RA), M	2.28	TRPH R _X	2.101
STMP Y	3.34	TRPL R _X	2.100
STMPK K(RP _X)	3.35	TSBSK B, K(RP _X)	3.78
STMPX R _X (RP _X)	3.36	TSBSX B, R _X (RP _X)	3.79
STRP Y	3.38	TSRPH RS	2.103
STRPAK RP _X , K(RP _Y)	3.42	TSRPL RS	2.102
STRPAX RP _X , R _X (RP _Y)	3.43	TZ R _X	2.86
STRPK RP _X , K(RP _Y)	3.39	UNPK RS	2.36
STRPX RP _X , R _X (RP _Y)	3.40	WD	3.83
STVM R _X , N(RA)	2.29	WDMA	3.94
STX R _X , R _Y (RA)	2.26	XI R _X , I	2.75
STXAK R _X , K(RP _X)	3.44	XLAT R _X , K(RP _X)	3.134
STXAX R _X , R _Y (RP _X)	3.45	XQT Y	3.60
STXK R _X , K(RP _X)	3.47	XQTEI Y	3.61
STXX R _X , R _Y (RP _X)	3.48	XR R _X , R _Y	2.76
SVC N	3.59	ZBN R _X , B	2.95
S1S Y	3.70	ZBR R _X , R _Y	2.96
S1SK K(RP _X)	3.71	ZBS N(RA), B	2.97
S1SX R _X (RP _X)	3.72	ZCF	2.94
TBN R _X , B	2.104	ZIO	2.111
TBR R _X , R _Y	2.105	ZOP	2.98
TBS N(RA), B	2.106	ZR R _X	2.77

TABLE F

DEFINITION OF ADDRESSABLE SPECIAL REGISTERS*

REG	TO FIELD FUNCTION	FROM FIELD FUNCTION
0	GB == > MCMTR 22 BIT PATH	TI == > GB 18 BIT PATH PL=0; PH=0
1	GB == > SAR 22 BIT PATH	SAR == > GB 22 BIT PATH
2	GB == > PA 22 BIT PATH	PA == > GB 22 BIT PATH
3	GB == > MCHB 22 BIT PATH	MCHB == > GB 22 BIT PATH
4	UNASSIGNED	MMSR == > GB 14 BIT PATH PL=0; PH=1
5	GB == > AK 22 BIT PATH	AK == > GB 22 BIT PATH
6	GB == > AI 22 BIT PATH	AI == > GB 22 BIT PATH
7	GB == > DK 18 BIT PATH	DK == > GB 18 BIT PATH
8	GB == > DI 18 BIT PATH	DI == > GB 18 BIT PATH
9	GB == > DB 22 BIT PATH	DB == > GB 22 BIT PATH
10	GB == > ER 22 BIT PATH	ER == > GB 22 BIT PATH
11	GB == > DB 22 BIT PATH IF DISPLAY BIT IN SS IS 1	UNASSIGNED
12	GB == > IM 18 BIT PATH	IM == > GB 18 BIT PATH
13	GB == > SS_S A 1 SETS SS	IS == > GB 18 BIT PATH
14	GB == > MS 18 BIT PATH	MS == > GB 18 BIT PATH
15	GB == > SS_R A 1 RESETS SS	SS == > GB 22 BIT PATH PL=CC; PH=CC

* Registers which are accessed with the special register instructions.