

SESS® SWITCHING EQUIPMENT
TIME MULTIPLEXED
SWITCH UNIT
MODEL 3
CIRCUIT

TABLE OF CONTENTS	PAGE	<u>1. PURPOSE OF CIRCUIT</u>
SECTION I - GENERAL DESCRIPTION	1	1.01 The TMSU3 provides the physical paths which carry data and control messages between the Switching Modules (SMs) and the Administrative Module (AM). Major functions of the TMSU3 are to:
1. PURPOSE OF CIRCUIT	1	
2. GENERAL DESCRIPTION OF OPERATION	1	
SECTION II - DETAILED DESCRIPTION	2	
1. ELEMENT A: CONTROL	2	(1) Provide a fixed control path between the AM and its associated SMs.
COMMUNICATIONS	2	
ERROR REPORTING	2	(2) Provide switched data paths between the SMs connected to the Time Multiplexed Switch (TMS).
FABRIC CONTROL	2	
SHELF SELECT	2	
2. ELEMENT B: CLOCK	3	(3) Provide for clock distribution to the SMs by transmitting data timed from a clock which is derived from a Bell System Reference Clock.
3. ELEMENT C: DATA	3	
4. ELEMENT D: POWER	3	
SECTION III - ADDENDUM	4	<u>2. GENERAL DESCRIPTION OF OPERATION</u>
SECTION IV - REFERENCE DATA	4	2.01 The TMSU3 is connected to the SMs via the Network Control Timing (NCT) links which terminate on the Foundation Link Interface (FLI) board or the Quad Link Interface (QLI) boards. For the purpose of clarity, the FLI and QLI circuit packs will be referred to here as Link Interface (LI) boards. Data from the SMs is buffered by the LIs before being sent to the Shelf Utility Board (SUB) where it is multiplexed up to a 64 Mbit rate and placed on the Emitter coupled logic Bus (E-Bus). The E-Bus distributes clock and data signals to/from all switch units in the TMS.
1. WORKING LIMITS	4	
2. FUNCTIONAL DESIGNATIONS	4	
3. CONNECTING CIRCUITS	4	
 <u>SECTION I - GENERAL DESCRIPTION</u>		
This section provides a high-level view of the Time Multiplexed Switch Unit Model 3 (TMSU3).		

2.02 Data received from the E-Bus is switched through the fabric board multiplexers and routed back to the appropriate LI board. The LI checks the data for errors and sends it out to a receiving SM via the NCT links.

SECTION II - DETAILED DESCRIPTION

The TMSU3 is wired to accept the following circuit packs:

CIRCUIT PACK	DESIGNATION	QTY
SN516	CONTROL & DISPLAY	1
495CA	-2 VOLT POWER	1
410AA	-5 VOLT POWER	2
TN883	FOUNDATION LINK INTERFACE	1/0
TN888	QUAD LINK INTERFACE	7/8
UN182	SHELF UTILITY BOARD	1
KBN5	CRFABRIC	1

The TMSU3 is divided into 4 circuit elements with the control paths described in Element A. Element B details the clock distribution. Data distribution is explained in Element C and power distribution in Element D.

1. ELEMENT A: CONTROL

COMMUNICATIONS

1.01 The TMS controller resides in the CMSU and interacts with each TMSU3 via the SUB (UN182). Communications with the switch unit are accomplished through the use of Control Interface Chip (CIC) which converts the parallel address and data buses from the processor to serial address and data streams. These serial streams are distributed via the E-Bus to the SUB located in each TMSU3.

1.02 The SUB assumes the responsibility of distributing the serial address and data to the switch unit. Serial data returning from the switch unit flows in exactly the opposite direction with the SUB collecting the serial streams from each circuit pack before sending data back to the controller. A multiplexer on the SUB selects which serial stream from all the various circuit packs is to be sent back to the controller. Control for the SUB multiplexer originates at the TMS controller and is derived from the address that the controller wishes to read.

ERROR REPORTING

1.03 Error reporting of TMSU3 is accomplished asynchronously through a pyramid error reporting architecture where errors are reported to the controller in the form of an error summary lead. Each circuit pack in the switch unit produces a summary of its error source registers. The SUB serves as the collection center for these summary errors and produces a switch unit error summary used to interrupt the TMS controller and invoke its error handling routines. When an error is detected, the TMS firmware will search through the error reporting hierarchy in hopes of finding the source of the interrupt.

FABRIC CONTROL

1.04 Control for the TMS fabric multiplexers is not provided directly by the TMS controller, but rather the KBN5 circuit pack. The TMS controller sends connection information to the KBN5 board, which in turn configures the fabric multiplexers located on the LI circuit packs on a per time-slot basis.

SHELF SELECT

1.05 Since a fully grown TMS contains 12 TMSU3s, a shelf select bus is used to identify the address range of each shelf. The bus is tied to all of the circuit packs on the shelf that perform address decoding and allows for the high-level decoding to be dependent on the state of the leads in the shelf select bus. A programming paddle-board located behind eq1 173 determines the state of the shelf select bus and thus determines the shelf identification. With the high-level address decoding performed by the shelf, and not by the circuit pack, TMS circuit packs can be moved between shelves while only maintaining their "base" addresses.

2. ELEMENT B: CLOCK

2.01 All clocks used in the TMSU3 originate from the E-Bus. The clocks themselves are designated as either "receive" or "transmit", depending upon whether they are being used to clock data onto or from the E-Bus.

2.02 Receive clocks are used by the LIs to send received data from the SMs to the SUB and onto the E-Bus. As with the case of serial address and data, the LIs acquire their receive clocks from the SUB board, which serves as a distribution point. A secondary function of the receive clock is to clock the incoming serial address and data streams from the TMS controller. It is for this reason that the KBN5 board is also supplied with versions of the receive clock.

2.03 The transmit clock and sync pulses are used to recover data from the E-Bus and send it through the fabric and LIs toward the designated SM. The KBN5 fabric board receives a transmit clock directly from the E-Bus.

The KBN5 fabric board relays the transmit clock and sync to the LIs.

3. ELEMENT C: DATA

3.01 Data is also divided into groups of receive and transmit, depending upon whether the data is moving towards or from the E-Bus.

3.02 Data from the SMs is received at the LI circuit packs from the NCT links. A Link Interface Receiver (LIR) chip buffers the incoming data before it is sent across the backplane to the SUB. The SUB contains a 2:1 data multiplexer (not to be confused with the previously mentioned control multiplexer) which combines LIR data streams before distribution on the E-Bus.

3.03 The E-Bus distributes the data (as well as clock and sync) throughout the TMS so that all switch units have access to the received data. Once the TMS fabric has received the data from the E-Bus, it is then deemed transmit data.

3.04 Transmit data is routed through the fabric board multiplexers and is sent to an LI. Data switched through fabric chip 0 on the fabric board is destined for LI 0 - LI 3. Likewise, data switched through fabric chip 1 is destined for LI 4 - LI 7. The data is then checked for errors by the QLT chip, on the QLI boards, before being sent to the corresponding SM.

4. ELEMENT D: POWER

4.01 The Emitter-Coupled Logic (ECL) used in the TMSU3 necessitates the -5 volt and -2 volt power be available throughout the shelf. Also, due to the large power draw by each circuit pack (approximately 40 watts) two -5 volt supplies are needed. Power

distribution is implemented using two power groups allowing a minimal equipage of the switch unit to require only one -5 volt supply. Power Group A operates up to 4 LIs (equivalent to 14 SMs) before requiring the second 410AA power supply.

4.02 -2 volts is available from a single 495CA supply capable of driving the entire shelf.

SECTION III - ADDENDUM

Up to this point, the TMSU3 has been described on a functional basis.

SECTION IV - REFERENCE DATA

1. WORKING LIMITS

1.01 None.

2. FUNCTIONAL DESIGNATIONS

<u>DESIGNATION</u>	<u>MEANING</u>
AM	Administrative Module
CMCU	Communication Module Control Unit
CPF	Circuit Pack Function
CPS	Circuit Pack Schematic
E-Bus	Emitter coupled logic Bus
NCT	Network Control Timing
TMS	Time Multiplexed Switch
TMSU3	Time Multiplexed Switch Unit Model 3
SM	Switching Module

3. CONNECTING CIRCUITS

3.01 The circuits connected directly in the TMSU3 are as follows:

E-Bus	* Shelf Utility Board * CRFabric Board
TSIU	* Quad Link Interface Boards * Foundation Link Interface Board
CMCU	* Foundation Link Interface * Shelf Utility Board * Control and Display Pack

AT&T BELL LABORATORIES

DEPT 55536-ALK-CEJ