

# PART OF CPS FC200

TELETYPEWRITER CONTROLLER INTERFACE  
AND TIMING CIRCUITS

SHEET INDEX

CONTENTS	SHEET NO.	SHEET ISSUE	
SHEET INDEX RECORD OF CHANGES SUPPORTING INFORMATION CURRENT DRAIN USED ON TABLE NOTES SYMBOL	1	3	
CIRCUIT SCHEMATIC	2	3	
COMPONENT LIST CIRCUIT DESCRIPTION	4	3	
CHS153A	CIRCUIT SCHEMATIC	5	3
	COMPONENT LIST	6	3
	CIRCUIT DESCRIPTION TIMING DIAGRAM	7	2

DWG ISS	PREV FURN	STD	MFR DISC	SEE NOTE

CATEGORY	NO.
CIRCUIT PACK CODE	FC200
CONNECTOR ON FRAME	9*7A OR 947C
ACCEPTABLE SERIES	7

DWG ISSUE	CD ISSUE	DATE ISSUED	BY	APP
1	-	7-17-74	PJA	JJR
2A	-	9-19-75	PJA	MJS
3A	-	4-19-77	PJA	LEG

CHANNEL INTERFACE CIRCUITS  
ELEMENT IDENTIFICATION

TERM. MOD.	FUNCT.	TERM.	LOC.
DION	I	303	2A1
DIOP	I	203	2A0
DIIN	I	002	2A2
DI1P	I	101	2A1
EN#B0	I	207	2A2
ENZ#0	I	307	2A2
ID#V11	I	306	2A2
IDP10	I	103	2A5
INH#10	I	209	2A2
INH210	I	208	2A1
BDO	I	302	2A2
SINTO	I	102	2A4
D#ON	B	305	2G1
D#OP	B	206	2G2
D#1H	B	304	2G2
D#1P	B	205	2G2
ID0	B	201	2G0
ID#V1	B	003	2G5
IDP0	B	202	2G0
ION	B	105	2G3
IOP	B	005	2G3
IIN	B	104	2G4
I1P	B	004	2G4
BACTO	B	301	2G1
SHFTO	B	308	2G0
ZACTO	B	300	2G0

SYMBOL

LINE INTERFACE CIRCUITS  
ELEMENT IDENTIFICATION

TERM. MOD.	FUNCT.	TERM.	LOC.
ALAO	I	017	3A3
ALBO	I	116	3A4
ALCO	I	015	3A5
ALDO	I	014	3A5
RAO	I	016	3A3
RBO	I	115	3A4
RCO	I	114	3A5
RDO	I	113	3A6
TPAO	I	210	3A6
TP#O	I	213	3A7
TP#	I	109	3A8
TPDO	I	110	3A8
FPAI1	B	214	3G3
FPBI1	B	215	3G4
PC11	B	216	3G5
POI1	B	217	3G6
SALMA1	B	009	3G3
SALMB1	B	011	3G4
SALMC1	B	315	3G5
SALMD1	B	316	3G5
SAO	B	310	3G6
SBO	B	309	3G7
SCO	B	108	3G8
SDO	B	008	3G9
+3	P	000	3G0
+24F	P	013,112	3G1
+24	P	019,118	3G2
-24	P	218,318	3G1
GRD	G	200,319	3G1
GRD	G	0G0	3G1

LINE TIMING CIRCUITS  
ELEMENT IDENTIFICATION

TERM. MOD.	FUNCT.	TERM.	LOC.
LTIM#1	B	204	2G7

NOTES:

- GROUND RETURN.
- UNLESS OTHERWISE SPECIFIED:  
RESISTANCE VALUES ARE IN OHMS,  
CAPACITANCE VALUES ARE IN MICROFARADS,  
VALUES PRECEDED BY THE SYMBOL + (PLUS)  
OR - (MINUS) ARE IN VOLTS.
- BATTERY AND GROUND TERMINALS FOR INTEGRATED  
CIRCUITS.

IC CODE	BAT. TERM.	GRD TERM.
153A	14	1
41M	3,6,7,8	12
41AE	16	7,8
41DL	16	8

- BATTERY AND GROUND TERMINALS FOR THIS CIRCUIT  
PACK ARE AS FOLLOWS:

FUNCTION	TERMINAL
-24	218, 318
+3	000
+24	019, 118
+24F	013, 112
GRD	200, 319, 0G0

- HORIZONTAL MOUNTING CENTERS AT 0.5 INCH.

SYSTEM USED ON	DESIGN CONTROL
COMMON SYSTEMS	IH

CURRENT DRAIN:

+3V	300mA
+24V	150mA
-24V	50mA


NOTICE - NOT FOR USE OR DISCLOSURE OUTSIDE THE BELL  
SYSTEM EXCEPT UNDER WRITTEN AGREEMENT.

ISSUE  
3A

1N98	AT&T STANDARD
FC200 CIRCUIT PACK TELETYPEWRITER CONTROLLER INTERFACE AND TIMING CIRCUITS	CPS-FC200 7 SHEETS
BELL TELEPHONE LABORATORIES INCORPORATED	6S PRINTED IN U.S.A.

# PART OF CPS FC200


TELETYPEWRITER CONTROLLER INTERFACE AND  
TIMING CIRCUITS



CPS-FC200

# PART OF CPS FC200

TELETYPEWRITER CONTROLLER INTERFACE AND  
TIMING CIRCUITS



CPS-FC200

3A

FC200 CIRCUIT PACK		BELL TELEPHONE LABORATORIES INCORPORATED	6S	CPS-FC200 SHEET 3
BELL TELEPHONE LABORATORIES INCORPORATED				

# PART OF CPS FC200

TELETYPEWRITER CONTROLLER INTERFACE AND  
TIMING CIRCUITS

## COMPONENT LIST

### CAPACITOR

DESIG	CODE
C1	601A, 5
[2] C2, C3	KS-19774 L5, 0.1
C5	KS-19774 L1, 510pF
C6	KS-19774 L1, 220pF
C7	KS-19774 L1, 220pF
C8	KS-19774 L1, 560pF
C9	KS-19774 L1, 560pF
C10	KS-19774 L1, 560pF
C11	KS-19774 L1, 560pF
C12	601A, 5

### CIRCUIT MODULE

#### DESIG

#### CODE

CM1 153A

### CRYSTAL

#### DESIG

#### CODE

YJ 170C 9.87136 MHZ

### DIODE

#### DESIG

#### CODE

CR1 458C  
CR2 458C  
CR3 458C  
CR4 808J

CR5 808J  
CR6 808J  
CR7 808J

[8] CR8.0-CR8.7 458C

CR9 459B  
CR10 459B  
CR11 459B

### INTEGRATED CIRCUIT

#### DESIG

#### CODE

IC2 41M  
IC3 41M  
IC5 41DL  
IC6 41AE

### RESISTOR

#### DESIG

#### CODE

R1 KS-20289 L6C, 562  
R2 KS-20810 L1A, 1KΩ  
R3 KS-20616 L1A, 237  
R4 KS-20616 L1A, 1KΩ  
  
R5 KS-20616 L1A, 2.87KΩ  
R6 KS-20616 L1A, 1KΩ  
R7 KS-20289 L6A, 178  
R8 KS-16645 L1, 1KΩ  
  
R9 KS-16645 L1, 3KΩ  
R10 KS-16645 L1, 560  
R11 KS-16645 L1, 1KΩ  
R12 KS-16645 L1, 1KΩ  
  
R13 KS-16645 L1, 150  
R14 KS-16645 L1, 150  
R15 KS-16645 L1, 15  
R16 KS-16645 L1, 1.2KΩ

## RESISTOR (CONT)

### DESIG

### CODE

R17 KS-16645 L1, 2.4KΩ  
R18 KS-16645 L1, 300  
R19 KS-16645 L1, 3KΩ  
R20 KS-19150 L1, 820

R21 KS-19150 L1, 820  
R22 KS-19150 L1, 620  
R23 KS-19150 L1, 620  
R24 KS-16645 L1, 39KΩ

R25 KS-16645 L1, 39KΩ  
R26 KS-16645 L1, 39KΩ  
R27 KS-16645 L1, 100  
R28 KS-16645 L1, 100

R29 KS-16645 L1, 100  
R30 KS-16645 L1, 100  
R31 KS-16645 L1, 39KΩ  
R32 KS-16645 L1, 1.5KΩ

R33 KS-16645 L1, 1.5KΩ  
R34 KS-16645 L1, 1.5KΩ  
R35 KS-16645 L1, 1.5KΩ  
[8] R36.0-R36.7 KS-16645 L1, 3.3KΩ

R41 KS-16645 L1, 180KΩ  
R42 KS-16645 L1, 180KΩ  
R43 KS-16645 L1, 180KΩ  
R44 KS-16645 L1, 180KΩ

### TRANSFORMER

#### DESIG

#### CODE

T1 2664G  
T2  
T3  
T4  
T5  
T6 2664G

### TRANSISTOR

#### DESIG

#### CODE

Q1 92A  
Q2 66S  
Q3  
Q4  
Q5  
Q6  
Q7  
[8] Q8.0-Q8.7 66S

## CIRCUIT DESCRIPTION

### A. FUNCTION

CIRCUIT PACK (CP) FC200 IS USED IN THE TELETYPEWRITER CONTROLLER (TTYC) CIRCUIT TO INTERFACE THE TTYC LOGIC CIRCUITRY TO THE 3A CENTRAL CONTROL [3A CC] AND THE TELETYPEWRITER [TTY].

### B. DETAILED DESCRIPTION

LEADS HAVING DESIGNATION THAT END IN 0 ARE LOW WHEN ACTIVE OR IN THE ONE STATE. LEADS HAVING DESIGNATION THAT END IN 1 ARE HIGH WHEN ACTIVE OR IN THE ONE STATE.

#### CHANNEL INTERFACE CIRCUIT - ELEMENT A

DATA IS PASSED BETWEEN THE 3A CC TO THE TTYC IN SERIAL BIPOLAR FORM. A COAXIAL LINE TO EACH OF TWO 3A CC'S IS TERMINATED BY TRANSFORMERS T3 AND T4 AND THEIR ASSOCIATED RESISTORS. CIRCUIT MODULE (CM) 1 CONVERTS THE BIPOLAR INPUT DATA TO LOGIC-LEVEL SIGNALS APPEARING ON LEAD ID0. A TIMING SIGNAL IS ALSO GENERATED BY CM1 ON LEAD SFTO SO THAT THE TTYC LOGIC CIRCUITS WILL SAMPLE LEAD ID0 WHEN IT IS STABLE. (REFER TO THE DESCRIPTION CHS 153A FOR THE RELATIONSHIP BETWEEN THE BIPOLAR INPUT AND LOGIC LEVEL TIMING AND DATA LEADS.) THE DATA INPUT FROM CCO OR CC1 IS BLOCKED WHEN LEADS INHZIO OR INH2IO ARE ACTIVE. LEADS ZACTO OR BACTO ARE ACTIVE WHEN DATA IS BEING RECEIVED FROM CCO OR CC1. THESE LEADS CAN BE CONNECTED TO THE OPPOSITE CC INPUT CONTROL LEAD (IE, ZACTO CONNECTED TO INHZIO AND BACTO CONNECTED TO INH2IO) TO LOCK OUT ONE CC WHILE AN INPUT IS BEING RECEIVED FROM THE OTHER.

IDPO IS ACTIVE WHILE INPUT DATA IS PRESENT. IT CAN BE CONNECTED TO IDPIO WHERE IT WILL TURN OFF Q6 AND ALLOW C7 TO CHARGE TO +3 VOLTS THROUGH R18. WHEN THE INPUT DATA STOPS, IDPO IS NO LONGER ACTIVE AND C6 CHARGES TO +3V THROUGH R16. WHEN IT REACHES APPROXIMATELY 1.5 VOLTS, Q6 WILL TURN ON AND DISCHARGE C7. Q7 WILL CUT OFF UNTIL C7 CAN CHANGE ITS CHARGE THROUGH R19 TO ABOUT 0.7 VOLTS IN THE OPPOSITE DIRECTION. THIS RESULTS IN A NOMINAL 450ns PULSE ON LEAD ID0V1. ID0V1 IS CONNECTED TO ID0V11 WHERE IT INITIALIZES CIRCUITS IN CM1. THIS SIGNAL CAN ALSO INITIALIZE OTHER TTYC LOGIC CIRCUITS.

DATA IS SENT FROM THE TTYC TO THE 3A CC'S IN BIPOLAR FORM VIA COAXIAL CABLE CONNECTED TO D00P/N AND D01P/N. THE LOGIC-LEVEL SIGNAL OF DATA TO BE OUTPUTTED IS SET ON LEAD 000. TIMING FOR THE OUTPUT DATA IS DERIVED FROM AN ALL-ZERO'S INPUT DATA STREAM THAT IS SUPPLIED BY THE 3A CC DURING THE TIME WHEN THE TTYC IS EXPECTED TO OUTPUT DATA TO IT. LEADS ENZ00 AND EN000 ENABLE THE OUTPUT DATA TO BE DIRECTED TO 3A CCO OR 3A CC1.

LEAD SINTO IS ACTIVATED BY THE TTYC WHEN IT HAS COMPLETED A CHARACTER EXCHANGE WITH THE TTY. WHEN SINTO IS NOT ACTIVE, C5 IS CHARGED TO ABOUT +3 VOLTS THROUGH R8. WHEN SINTO GOES ACTIVE, C5 IS DISCHARGED AND CUTS OFF Q3 UNTIL C5 CAN CHANGE ITS CHARGE THROUGH R9. THIS RESULTS IN A NOMINAL 1μSEC PULSE OUT OF Q3 WHICH IS SENT TO BOTH 3A CC'S VIA DRIVERS Q4 AND Q5 AND TRANSFORMERS T5 AND T6. THIS SIGNAL IS CONNECTED TO THE 3A CC INTERRUPT CIRCUITS WHEN THE 3A CC IS USED IN A SYSTEM THAT SERVES ITS TTY'S ON A DEMAND BASIS.

#### LINE TIMING CIRCUIT - ELEMENT C

Y0 IS A CRYSTAL CONTROLLED OSCILLATOR WITH A FREQUENCY OF 9.87136MHZ. IC5 IS A 4-STAGE RIPPLE COUNTER. IC6 IS A TOGGLE F/F. IC5 AND IC6 DIVIDE THE OSCILLATOR OUTPUT BY 32 TO PRODUCE A 308.48KHZ FREQUENCY (3.2417μSEC PERIOD) OUTPUT AT TERMINAL 20A. Q2 INTERFACES THIS SIGNAL TO THE TTYC LOGIC WHERE IT IS USED TO DETERMINE BIT TIMING FOR THE CHARACTER EXCHANGED WITH THE TTY. Q1 IS A 5 VOLT REGULATOR TO SUPPLY Y0, IC5 AND IC6.

#### LINE INTERFACE CIRCUIT - ELEMENT B

THIS CIRCUIT PROVIDES THE LEVEL CONVERSION FOR SIGNALS EXCHANGED BETWEEN THE TTYC AND THE TTY. THREE SIGNALS, RECEIVED DATA, TRANSMITTED DATA, AND TTY ALARM ARE PROVIDED BY THE TTYC FOR EACH OF FOUR TTY PORTS. THE PORTS ARE DESIGNATED A THROUGH D. LEADS RAO THROUGH RDO ARE THE EIA LEVEL RECEIVED - DATA SIGNALS FROM TTY PORTS A THROUGH D. THESE ARE CONVERTED TO LOGIC LEVEL ON LEADS FPA11 THROUGH FPD11, RESPECTIVELY. LIKEWISE, EIA LEVELS ON ALAO THROUGH ALDO ARE CONVERTED TO LOGIC LEVEL ON SALM1 THROUGH SALM11 THROUGH TP00 FROM THE TTYC ARE CONVERTED TO EIA LEVEL ON LEADS SAO THROUGH SDO BY THE 41M DEVICE, CM1 AND IC2. THE ALARM INPUT LEADS ARE BIASED IN THE NO-ALARM STATE BY R24, R25, R26 AND R31 TO PREVENT ERRONEOUS ALARMS FROM UNUSED PORTS. SIMILARLY THE RECEIVED DATA LINES ARE BIASED IN THE MARKING STATE FOR DISCONNECTED PORT BY R41 THROUGH R44. R20 THROUGH R23 AND CR4 THROUGH CR7 PROVIDE THE ±12 VOLT POTENTIALS REQUIRED BY THE 41MS. R32 THROUGH R35 AND CB THROUGH C11 PROPERLY TERMINATE THE 41M OUTPUTS.

## C. SYMBOL/LEAD MNEMONICS

### MNEMONIC

### DEFINITION

ALAO-D0	ETA LEVEL ALARM SIGNAL FROM TTY PORTS A THROUGH D
DION/P	DATA INPUT FROM CCO NEGATIVE/POSITIVE
DI1N/P	DATA INPUT FROM CC1 NEGATIVE/POSITIVE
D00N/P	DATA OUTPUT TO CCO NEGATIVE/POSITIVE
D01N/P	DATA OUTPUT TO CC1 NEGATIVE/POSITIVE
EN000	ENABLE OUTPUT DATA TO CCO
ENZ00	ENABLE OUTPUT DATA TO CC1
FPA11-D11	LOGIC LEVEL RECEIVED DATA SIGNAL FROM TTY PORTS A THROUGH D
ID0V11	INCOMING DATA OVER-INPUT
ID0V1	INCOMING DATA OVER-OUTPUT
IDPIO	INCOMING DATA PRESENT-INPUT
IDPO	INCOMING DATA PRESENT-OUTPUT
ID0	INCOMING DATA
INH2IO	INHIBIT INPUT FROM CC1
INHZIO	INHIBIT INPUT FROM CCO
ION/P	INTERRUPT SIGNAL TO CCO NEGATIVE/POSITIVE
ITN/P	INTERRUPT SIGNAL TO CC1 NEGATIVE/POSITIVE
L1IM01	LINE TIMING SIGNAL
BACTO	CC1 IS ACTIVE WITH THE TTYC
000	OUTGOING DATA
RAO-D0	EIA LEVEL RECEIVED DATA FROM TTY PORTS A THROUGH D
SALM1-D11	LOGIC LEVEL ALARM SIGNAL FROM TTY PORTS A THROUGH D
SAO-D0	EIA LEVEL TRANSMITTED DATA TO TTY PORTS A THROUGH D
SFTO	SHIFT
SINTO	SET INTERRUPT
TPAO-D0	LOGIC LEVEL TRANSMITTED DATA SIGNAL TO TTY PORTS A THROUGH D
ZACTO	CC0 IS ACTIVE WITH TTYC

CPS-FC200

3A

FC200 CIRCUIT PACK


CPS-FC200  
SHEET 4

BELL TELEPHONE LABORATORIES  
INCORPORATED

65

PRINTED IN U.S.A.

PART OF CMS 153A



3A

# PART OF CMS 153A

**COMPONENT LIST**

**INTEGRATED CIRCUIT**

LOC CODE FLEM ID	IC1 137F (NOTE 1)		IC2 137F (NOTE 1)		IC3 137H		IC4 137H		IC5 137C		IC6 137G		IC7 137H		IC8 137D		IC9 137D		IC10 137H		LOC CODE ELEM ID
	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	
A	ØL1Ø.220	5F7	ZL1Z.2Ø0	5F8	ØØB	5D1	ØØB	5D0	ØØB	5CØ	L1Z1	5E8	ØØA	5Ø3	IZL2	5E3	ACTP	5E6	ØØC	5Ø4	A
B	ØL1Z.2Ø0	5F8	ZL1Ø.220	5F9	ØØB	5Ø1	ØØB	5Ø0	ØØB	5CØ	L1Ø1	5Ø7	ØØC	5Ø5	IZL1	5E2	ID	5E5	ØØA	5Ø3	B
C					ENZØ1	5Ø9	ØØACTØ	5F6			IZL1Ø1	5Ø4	ØØØ	5F2					ØØA	5Ø2	C
D					ENØØ1	5Ø9	ACT1	5E4			IDP1	5F4	CLØØ	5D1							D
E					ØØA	5Ø2	ACTØ	5E4			IDØØ	5Ø5	IDØ1A	5F3							E
F					ØØACTØ	5F5	IDØØØ	5Ø4					ØØ1	5Ø8							F
G											IZL2Ø1	5Ø5									G
H											ØØ1	5Ø1									H


**CAPACITOR**

DESIG	CODE
[3] C1-C3	ØØ1A 3ØØØpF

**NOTES:**

- CAPACITOR CHIP ØØ1A, 3ØØØpF IS BONDED ON EACH SIDE OF 137F SIC.

RECORD OF CHANGES				
DWG ISS	PREV FURN	STD	MFR DISC	SEE NOTE
3	Z	Y	Z	



**BATTERY AND GROUND TERMINALS FOR INTEGRATED CIRCUITS:**

IC CODE	BAT TERM	GRD TERM
137C	25	11
137D	25	11
137F	25,26	11,12
137G	25	11
137H	25	11

**SUPPORTING INFORMATION**

CATEGORY	NO
INTEGRATED CIRCUIT CODE	153A
ACCEPTABLE SERIES	3-4,4

153A IC

3A

FC200 CIRCUIT PACK

BELL TELEPHONE LABORATORIES  
INCORPORATED

6S

CPS-FC200  
SHEET 6

CPS-FC200

# PART OF CMS 153A

## CIRCUIT DESCRIPTION

### A. FUNCTION

CM 153A IS USED IN THE CONVERSION BETWEEN BIPOLAR SIGNALS ON THE 3A CC I/O DATA LINES AND LOGIC-LEVEL SIGNALS REQUIRED BY PERIPHERAL UNIT CONTROLLER CIRCUITS (SUCH AS THE TTY CONTROLLER).

### B. DETAILED DESCRIPTION

LEADS HAVING DESIGNATIONS THAT END IN 1 ARE HIGH WHEN ACTIVE, OR IN THE ONE STATE. LEADS HAVING DESIGNATIONS THAT END IN 0 ARE LOW WHEN ACTIVE, OR IN THE ONE STATE. FLIP-FLOPS ARE SET TO THE ONE STATE AND CLEARED TO THE ZERO STATE.

### BIPOLAR TO LOGIC LEVEL CONVERSION

THE CONTROLLER RECEIVED DATA LINE IS TRANSFORMER-COUPLED TO CM 153A ON LEADS A1 AND B1 FROM CCO, AND C1 AND D1 FROM CC1. THE DATA IS OR'ED BY GATES A0A AND C0A AT TC1ZL10, AND BY GATES B0A AND D0A AT TC1ZL20. THE RELATIONSHIP BETWEEN THE BIPOLAR DATA, THE INPUT TO CM 153A, AND ITS LOGIC-LEVEL DATA (ID0) AND TIMING (SHFT0) OUTPUT SIGNALS, IS SHOWN IN FIG. 1. THE LOGIC STATE OF THE BIPOLAR DATA BIT IS DETERMINED BY THE ORDER OF ITS POSITIVE AND NEGATIVE EXCURSIONS. A LOGICAL ONE IS A POSITIVE LOBE FOLLOWED BY A NEGATIVE LOBE. A LOGICAL ZERO IS A NEGATIVE LOBE FOLLOWED BY A POSITIVE LOBE. CLIPPING CIRCUITS, WHICH ARE PART OF GATES TO WHICH THE A1, B1, C1, AND D1 INPUTS CONNECT, LIMIT THE NEGATIVE EXCURSION AT THIS POINT, AND PREVENT RECOVERY PROBLEMS IN THESE GATES.

THE INPUT DATA LEAD (ID0) IS SET AT THE LEADING EDGE OF THE FIRST LOBE. THE TIMING SIGNAL IS THE TRAILING EDGE OF SHFT0 WHICH OCCURS AT THE TRAILING EDGE OF THE SECOND LOBE. THUS, THE CONTROLLER IS SIGNALLED TO SAMPLE THE INCOMING DATA IN THE CENTER OF THE BIT PERIOD WHEN THE DATA LEAD IS STABLE. CARE HAS BEEN TAKEN TO MINIMIZE THE NUMBER OF GATES THAT CONTROL THE ID0 AND SHFT0 LEADS IN ORDER THAT VARIATIONS IN GATE DELAYS WILL NOT DESTROY THE RELATIONSHIP BETWEEN THESE SIGNALS. NOMINAL TIMES FOR THE 3A CC SERIAL I/O DATA ARE A 150-NS BIT INTERVAL WITH 37.5-NS LOBES.

THE SHFT0 LEAD IS CONTROLLED BY GATES A0B, B0B, C0B, AND D0B, AND FLIP-FLOPS IZL1 AND IZL2. INITIALLY, NONE OF THE GATES ARE ACTIVE AND BOTH FLIP-FLOPS ARE IN THE CLEARED STATE SO THAT SHFT0 IS HIGH. IF INH00 AND ENH00 ARE NOT ACTIVE, THE FIRST LOBE OF THE INPUT DATA BIT WILL ACTIVATE ONE OF THE GATES (DEPENDING ON WHETHER THE BIT IS A ONE OR ZERO AND IF IT IS FROM CCO OR CC1) AND PULL SHFT0 LOW. THE FIRST LOBE WILL ALSO ACTIVATE ONE OF THE GATES FORMING TC1ZL10 OR TC1ZL20 WHICH WILL SET ONE OF THE FLIP-FLOPS, IZL1 OR IZL2, DEPENDING ON CONDITIONS PREVIOUSLY DESCRIBED. THE PURPOSE OF THESE FLIP-FLOPS IS TO HOLD SHFT0 LOW DURING ANY GAP THAT MIGHT BE PRESENT BETWEEN THE FIRST AND SECOND LOBES AND TO PREVENT THE SECOND LOBE FROM CHANGING THE STATE OF THE DATA FLIP-FLOP (ID).

WHEN THE SECOND LOBE OF THE INCOMING DATA BIT IS ACTIVE THE MATE OF THE GATE ACTIVATED BY THE FIRST LOBE WILL BE ACTIVE, AND IT WILL ALSO HOLD SHFT0 LOW (A0B AND B0B ARE MATES AS ARE C0B AND D0B). THIS LOBE WILL ALSO SET THE FLIP-FLOP (IZL1 OR IZL2) THAT WAS NOT SET BY THE FIRST LOBE. WHEN THE SECOND FLIP-FLOP IS SET, IT INHIBITS THE PATH BY WHICH THE FIRST FLIP-FLOP HELD SHFT0 TO GROUND. WHEN THE FIRST LOBE IS OVER ONLY THE GATE ACTIVATED BY THE SECOND LOBE HOLDS SHFT0 LOW.

WITH BOTH FLIP-FLOPS SET, THE INPUT TO CLR0 FROM 001 IS HIGH. THE OTHER INPUTS TO CLR0, TC1ZL10, AND TC1ZL20 ARE CONTROLLED BY THE DATA LOBES. WHEN THE FIRST LOBE IS GONE, ONLY THE SECOND LOBE CONTROLS CLR0. WHEN THE SECOND LOBE EXPIRES, THE GATE HOLDING SHFT0 IS DISABLED AND SHFT0 WILL GO HIGH. CLR0 WILL GO LOW AT THIS TIME AND CLEAR BOTH FLIP-FLOPS. CLR0 LOW ALSO BLOCKS THE IZL1 AND IZL2 CONNECTION TO SHFT0 SO THAT FALSE SIGNALS CANNOT OCCUR ON THIS LEAD AS THE FLIP-FLOPS CHANGE FROM THE 11 TO THE 00 STATE.

LEAD ID0 IS CONTROLLED BY THE ID FLIP-FLOP. ID RETAINS THE LAST INCOMING DATA STATE UNTIL IT IS UPDATED BY THE FIRST LOBE OF A NEW DATA BIT. IF THE NEW DATA BIT IS A ZERO, TC1ZL10 WILL BE ACTIVE FIRST AND DRIVE GATE IZL101 HIGH. TERMINALS 19 AND 23 ARE EXTERNALLY TIED TOGETHER SO THAT ID01A HAS BOTH INPUTS HIGH. IT SHOULD BE NOTED THAT IZL1 AND IZL2 ARE INITIATED FROM THE CLEARED STATE AND THAT TC1ZL10 SETS IZL1 BUT DOES NOT AFFECT IZL2. ID01A WILL PULL TC1001 LOW, WHICH WILL CLEAR ID AND DRIVE ID0 HIGH, TO ITS ZERO STATE. WHEN THE SECOND LOBE IS ACTIVE FOR THE ZERO DATA BIT, TC1ZL20 WILL DRIVE IZL201 HIGH. HOWEVER, IZL1 WAS SET BY THE FIRST LOBE, IN ORDER TO PREVENT IZL201 FROM CHANGING THE ID FLIP-FLOP.

IF THE INCOMING DATA BIT IS A ONE, TC1ZL20 WILL BE ACTIVE FIRST, IZL201 WILL BE HIGH WHILE IZL1 IS CLEARED, AND THE ID FLIP-FLOP WILL BE SET. ID0 WILL THUS BE LOW, WHICH IS THE ONE STATE. WHEN THE SECOND LOBE IS ACTIVE FOR AN INCOMING ONE, TC1ZL10 IS ACTIVE, AND WILL DRIVE IZL101 HIGH. TC1ZL20, HOWEVER, WILL HAVE SET IZL2, WHICH PREVENTS ID01A FROM CHANGING ID.

FIG. 1  
BIPOLAR TO LOGIC LEVEL CONVERSION USING CM 153A





FIG. 2  
LOGIC LEVEL TO BIPOLAR CONVERSION USING CM 153A



LEADS ZACT0 AND 0ACT0 INDICATE WHICH, IF ANY, CC IS ACTIVELY COMMUNICATING WITH THE CONTROLLER. THE ACT FLIP-FLOP, FORMED BY GATES ACT0 AND ACT1, IS SET BY GATES B0C OR D0C TO INDICATE THAT ONE OF THE CC'S IS SUPPLYING INPUT DATA. FLIP-FLOP ACTP IS SET BY B0C WHEN CCO IS ACTIVE, AND IS CLEARED BY D0C WHEN CC1 IS ACTIVE. THE ACT AND ACTP FLIP-FLOPS ARE COMBINED TO ACTIVATE ZACT0 WHEN CCO IS ACTIVE AND 0ACT0 WHEN CC1 IS ACTIVE. BOTH THE ZACT0 AND 0ACT0 ARE HIGH WHEN NEITHER CC IS ACTIVE.

INH00 AND INH010 BLOCK INPUT DATA FROM CCO AND CC1 WHEN THEY ARE ACTIVE.

LEAD IDP0 WILL BE ACTIVE WHEN EITHER LOBE OF THE INPUT DATA BIT IS PRESENT. IT CAN BE USED BY AN EXTERNAL CIRCUIT TO INDICATE WHEN INCOMING DATA IS PRESENT. THE EXTERNAL CIRCUIT MUST HAVE SUFFICIENT FILTERING TO HOLD OVER ANY GAP BETWEEN LOBES.

INPUT ID0V1 IS USED TO INITIALIZE THE IZL1 AND IZL2 TO THE 00 STATE, AND TO CLEAR THE ACT FLIP-FLOP. THIS SIGNAL MAY BE ACTIVATED BY AN EXTERNAL CIRCUIT AT THE END OF A DATA COMMUNICATION.

### LOGIC LEVEL TO BIPOLAR CONVERSION

THE 3A CC FOLLOWS THE DATA PORTION OF A COMMUNICATION TO A PERIPHERAL UNIT WITH AN ALL-ZEROS BIT STREAM. THIS BIT STREAM IS USED BY THE PERIPHERAL UNIT AS BIT TIMING FOR THE BIPOLAR DATA SENT TO THE 3A CC. THE 3A CC MAINTAINS THE ALL-ZEROS BIT STREAM UNTIL IT RECEIVES A REPLY FROM THE PERIPHERAL UNIT, OR UNTIL THE MAXIMUM INTERVAL IN WHICH IT SHOULD RECEIVE A REPLY IS EXCEEDED. THUS, FOR EACH OUTGOING BIT PERIOD, LEAD A1 (OR C1) IS ACTIVE FOLLOWED BY B1 (OR D1) ACTIVE. INPUTS ENZ00 AND EN000 ARE ACTIVATED TO START THE OUTPUT AND DIRECT IT TO CCO OR CC1.

GATES ZL10, 220 AND ZL12, 280 ARE TRANSFORMER-COUPLED TO THE OUTGOING DATA LINE TO CCO. GATES 0L10, 220 AND 0L12, 280 ARE TRANSFORMER-COUPLED TO THE OUTGOING DATA LINE TO CC1. THESE GATES ARE HELD HIGH WHEN THERE IS NO INCOMING DATA OR WHEN THE ENABLE LEAD (ENZ00, EN000) IS NOT ACTIVE.

THE RELATIONSHIP BETWEEN THE ALL-ZEROS INPUT DATA, THE LOGIC LEVEL OUTGOING DATA LEAD, AND THE BIPOLAR OUTPUT DATA IS SHOWN IN FIG. 2. THE LOGIC LEVEL OUTGOING DATA SIGNAL (ID0) IS TOGGLED INTO 00B PRIOR TO THE BIT PERIOD. THE OUTPUT OF 00B IS COMBINED WITH THE TIMING SIGNALS DERIVED FROM THE INCOMING DATA (TC1ZL10 AND TC1ZL20) TO DETERMINE THE ORDER IN WHICH TC1ZL10, 220 AND TC1ZL20, 280 WILL BE ACTIVE. IF A ONE IS TO BE SENT, TC1ZL20, 280 WILL BE ACTIVE DURING THE FIRST LOBE AND TC1ZL10, 220 WILL BE ACTIVE DURING THE SECOND LOBE. THE REVERSE WILL BE TRUE TO OUTPUT A ZERO. THESE SIGNALS WILL BE INVERTED BY THE ENABLED OUTPUT GATES ZL10, 220 AND ZL12, 280 AND/OR 0L10, 220 AND 0L12, 280.

A GATE IN EACH PAIR IS CONNECTED TO THE OPPOSITE END OF THE PRIMARY OF A TRANSFORMER; EACH PAIR OF GATES IS PROVIDED WITH A TRANSFORMER. THUS, THE ORDER IN WHICH THE GATES ARE ACTIVE DETERMINES THE POLARITY OF THE PULSE AVAILABLE AT THE TRANSFORMER SECONDARY WINDING. NOTE THAT THE STATE OF THE 000 LEAD IS TOGGLED INTO 00B BY B0C (OR D0C) DURING THE BIT INTERVAL PRECEDING THAT IN WHICH THE BIT IS TRANSMITTED. INPUTS S00B0 AND 000B0 ALLOW DIRECT SET AND CLEAR OPERATIONS ON 00B.

### SYMBOL/LEAD

#### C. MNEMONICS

MNEMONIC	DEFINITION
ACTP	SET OR CLEARED TO DETERMINE WHICH INPUT PORT IS ACTIVE
ACT0, 1	SET WHEN EITHER INPUT PORT IS ACTIVE
A1, B1	INPUTS FROM CCO
C00B0	CLEAR 00B FF
C1, D1	INPUTS FROM CC1
ENH00	ENABLE OUTPUT TO CC1
ENZ00	ENABLE OUTPUT TO CCO
ID	INCOMING DATA
ID0V11	INCOMING DATA OVER, INPUT
IDP0	INCOMING DATA PRESENT
IZL1	INCOMING ZERO LOBE ONE - SET BY FIRST LOBE WHEN INPUT IS ZERO
IZL2	INCOMING ZERO LOBE TWO - SET BY SECOND LOBE WHEN INPUT IS ZERO
ID0	INCOMING DATA
0ACT0	CC1 IS ACTIVE
00B	OUTGOING DATA BIT
000	OUTGOING DATA
0L10, 220	FIRST LOBE FOR A ONE, SECOND LOBE FOR A ZERO TO CC1
0L12, 280	FIRST LOBE FOR A ZERO, SECOND LOBE FOR A ONE TO CC1
SHFT0	SHIFT
S00B0	SET 00B FF
ZACT0	CC0 IS ACTIVE
ZL10, 220	FIRST LOBE FOR A ONE, SECOND LOBE FOR A ZERO TO CCO
ZL12, 280	FIRST LOBE FOR A ZERO, SECOND LOBE FOR A ONE TO CCO