

PART OF CPS FC203

CLOCK CIRCUIT

COMPONENT LIST

CAPACITOR

DESIG	CODE
[2] C1-C2	KS-20813 L4, 42.2PF
[5] C3-C7	KS-19774 L2, .01
C8	KS-19774 L1, 1200pF
C9	KS-20813 L4, 316pF
[3] C10	KS-20813 L4, 215pF
C11-C13	KS-19774 L6, .1

CRYSTAL

DESIG	CODE
Y1	106AB 14.9254

DIODE

DESIG	CODE
[3] CR1-CR3	458A
CR4	458C

INDUCTOR

DESIG	CODE
L1	KS-13726 L76, 4.22μH
L2	KS-13726 L24, 33μH

INTEGRATED CIRCUIT

DESIG	CODE
CM1	144AJ
CM2	153A

RESISTOR


DESIG	CODE
R1	KS-20616 L1A, 56.2
[2] R2, R3	178
R4	383
R5	237
R6	178
[3] R7-R9	3160
R10	383
R11	511
R12	2150
R13	1210
R14	14.7
R15	2370
R16	237
R17	KS-20616 L1A, 2870

TRANSFORMER


DESIG	CODE
[4] T1-T4	2664G

TRANSISTOR

DESIG	CODE
[3] Q1-Q3	45A
[5] Q4-Q8	66J



PART OF CPS FC203
CLOCK CIRCUIT



ISSUE
2A

PART OF CPS FC 203
CLOCK TIMING

CIRCUIT DESCRIPTION

A. FUNCTION

THE FC203 IS A CLOCK CIRCUIT PACK USED IN THE MAIN STORE CONTROLLER CIRCUIT (MASC). IT CONTAINS THE INTERFACE AND CONTROL CIRCUITS WHICH ENABLE COMMUNICATION WITH THE 3A CENTRAL CONTROL (3A CC) OVER THE SERIAL I/O CHANNEL (SI0C). IT ALSO CONTAINS THE MASC CLOCK OSCILLATOR AND ASSOCIATED CONTROLS, ONE BIT OF THE STORE ADDRESS REGISTER, AND AN ERROR REGISTER (ER) BIT.

B. DETAILED DESCRIPTION

NET NAME CONVENTIONS

A CONVENTION HAS BEEN CHOSEN AND USED FOR NET NAME MNEUMONICS:

- 1) THE LAST DIGIT OF A MNEUMONIC WILL BE EITHER 1 OR 0, INDICATING THE ACTIVE VOLTAGE LEVEL (HIGH OR LOW, RESPECTIVELY) OF THAT NET. E.G., NET SEL10 IS ACTIVE WHEN VOLTAGE LOW.
- 2) IF THE LETTER IMMEDIATELY BEFORE THE LAST DIGIT IS AN I, THIS NET SERVES AS A SIGNAL INPUT TO THE CIRCUIT. E.G., SEL10 IS AN INPUT, WHILE SEL0 IS NOT.
- 3) IF THE LAST CHARACTER OF A NET NAME IS A LETTER, THIS NET IS A MEMBER OF A PARALLEL GROUP OF NETS CARRYING THE SAME SIGNAL. E.G., SEL0A, SEL0B, AND SEL0C WOULD BE THREE PARALLEL NETS, CARRYING THE SAME INFORMATION.
- 4) IF THE LETTER IMMEDIATELY BEFORE THE LAST DIGIT IS A B, THIS NET SERVES AS A SERIAL DUPLICATION OF THE NET WITHOUT THE B. E.G., SELB0 IS THE SERIAL DUPLICATE OF SEL0, SELB00 IS THE SERIAL DUPLICATE OF SELB0, ETC.
- 5) THE OUTPUTS OF A HIGH-LEVEL REGISTER; I.E., A 2-BIT REGISTER OR GATED DELAY FLIP-FLOP, UNLESS OTHERWISE RENAMED, WILL BE ACTIVE IF THE REGISTER IS SET. E.G., IF NET ERR.Q1 IS THE Q1 OUTPUT OF REGISTER ERR, THEN ERR.Q1 WILL BE ACTIVE IF REGISTER ERR IS SET. IF THIS NET IS RENAMED ERR0R0, THE NET WILL BE ACTIVE ONLY IF REGISTER ERR IS CLEARED.
- 6) IF THE FIRST CHARACTER OF A NET NAME IS THE LETTER T, THIS NET WILL BE A COLLECTOR-TIE (OUTPUTS FROM TWO OR MORE GATES TIED TO THE SAME NET). E.G., TSEL0 IS SUCH A NET.

WHILE THESE CONVENTIONS HAVE BEEN CONSCIENTIOUSLY FOLLOWED, THERE WERE CIRCUMSTANCES THAT PRECLUDED THEIR USE. IN SUCH CASES, THE NET WILL BE SPECIALLY NOTED.


C. SYMBOL/LEAD MNEUMONICS

<u>MNEUMONIC</u>	<u>DEFINITION</u>
AD170	ADDRESS BIT 17 (OUTPUT)
AD171A	ADDRESS BIT 17 (OUTPUT TO BRANCH A)
AD171B	ADDRESS BIT 17 (OUTPUT TO BRANCH B)
BUF00G	BUFFER BIT 0
CLINIT1	CLEAR INITIALIZE
CL0IN10	CLEAR THE CHANNEL ONE INHIBIT
DBUT10	DATA OUT (TO SI0C FROM MASC)
ER10	ERROR A REGISTER (INPUT)
FKC10	FORCE CLOCK (DIAGNOSTIC INPUT)
FSTPCK10	FORCE STOP CLOCK (DIAGNOSTIC INPUT)
GSAD170	ADDRESS BIT 17 (OUTPUT TO HIGHER ORDER STORES)
GSREQ0	STORE REQUEST (OUTPUT TO HIGHER STORES)
ID0	INPUT DATA (FROM SI0C TO MASC)
INIT10	INITIALIZE
I0N11	INPUT ONE, NEGATIVE (SI0C INPUT TO MASC NEGATIVE FROM CHANNEL ONE)
I0P11	INPUT ONE, POSITIVE (SI0C INPUT TO MASC POSITIVE FROM CHANNEL ONE)
I2N11	INPUT ZERO, NEGATIVE (SI0C INPUT TO MASC NEGATIVE FROM CHANNEL ZERO)
I2P11	INPUT ZERO, POSITIVE (SI0C INPUT TO MASC POSITIVE FROM CHANNEL ZERO)
NLD10	NORMAL LOAD
O0N1	OUTPUT ONE, NEGATIVE (SI0C OUTPUT FROM MASC NEGATIVE TO CHANNEL ONE)
O0P1	OUTPUT ONE, POSITIVE (SI0C OUTPUT FROM MASC POSITIVE TO CHANNEL ONE)
O2N1	OUTPUT ZERO, NEGATIVE (SI0C OUTPUT FROM MASC NEGATIVE TO CHANNEL ZERO)
O2P1	OUTPUT ZERO, POSITIVE (SI0C OUTPUT FROM MASC POSITIVE TO CHANNEL ZERO)
PINIT10	POWER INITIALIZE INPUT
PINIT0	POWER INITIALIZE OUTPUT
REF10	REFRESH
REF0	REFRESH MODE
RESETO	RESET OF I/O FUNCTIONS
SAD1710	ADDRESS BUS BIT 17 (INPUT)
SERA10	STORE ERROR A (FROM HIGHER STORES)
SHFT10	SHIFT
SHFT0	SHIFT (SI0C SHIFT SIGNAL)
SHSTP10	SHIFT STOP
SREQ10	STORE REQUEST
TCK0A	CLOCK BRANCH A
TCK0B	CLOCK BRANCH B
TSERAD	STORE ERROR A OUTPUT



ISSUE
2A

FC203 CIRCUIT PACK	(2)	CPS-FC203
BELL TELEPHONE LABORATORIES INCORPORATED	65	SHEET 4 PRINTED IN U.S.A.

PART OF CPS FC 203
GENERAL BLOCK INTERCONNECTIONS



PART OF CMS 144AJ



144AJ IC

ISSUE 2A

FC203 CIRCUIT PACK

2

CPS-FC203 SHEET 6

BELL TELEPHONE LABORATORIES INCORPORATED

6S

PRINTED U.S.A.

PART OF CMS 144AJ

COMPONENT LIST

INTEGRATED CIRCUIT

LOC CODE ELEM ID	IC1 137B		IC2 137N		IC3 137D		IC4 137J		IC5 137N		IC6 137C		IC7 137C		LOC CODE ELEM ID
	DESIG	SH LOC													
A	TCKB0B	9C1	TCKA0B	6D1	ERAD17	5D3	ER1	5B5	TSERAO	5D5	ENXMT0	6F7	ENXMT2	6C7	A
B	FSTPCK0	9C0					PINITO	6B0	REF1	5B8					B
C	SREQC	6D2					SERA1A	5B5	SHFT1	6B9					C
D							SERA1B	5B6	REFO	5D8					D
E	SAD170	5F2	NLD1	6B2			SERA1C	5B6	RESETO	6B6					E
F	TCKB0A	9C1	ERO	5D5			SERA1D	5B7	RESETX0	6E6					F
G			INITO	9C2			SERA1E	5B7	SHFTO	6C9					G
H			TCKA0A	6D0			RESET1	6D6	A170	5F3					H

LOC CODE ELEM ID	IC8 137N		IC9 137J		IC10 137N		IC11 137J		IC12 (NOTE 1) 137F		IC13 137C		IC14 137J		LOC CODE ELEM ID
	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	
A	TFF#INAO	6E5	SREQ1B	6B3	NLDO	6B1	SAD171A	5B2	AD171A	5G3	ENXMT1	6D7			A
B	ENZB0	6F8	SREQ1A	6B2			SAD171B	5B3	AD171B	5G3			CLBIN1	6B5	B
C	CL#INO	6D5	FCK1	5B1	NLDB1	6E2	SAD171C	5B3					ZACT1	6B6	C
D	FF#INI	6E5	SREQ1C	6B3			SAD171D	5B4							D
E	INH#0	6F5	FSTPCK1	5B0			SAD171E	5B4					SHSTPIC	6B9	E
F			SREQ1D	6B4											F
G			INIT1	5B2											G
H	TFF#INB0	6D6	SREQ1E	6B4											H



CAPACITOR

DESIG	CODE
(2) C1-C2	801A, 3000pf

NOTES:

1. A CAPACITOR CHIP (801A, 3000pf) IS BONDED ON EACH SIDE OF THE 137F SIC.

CIRCUIT DESCRIPTION



BATTERY AND GROUND TERMINALS FOR THIS CIRCUIT MODULE:

IC CODE	BAT TERM	GRD TERM
137B	25	11
137C	25	11
137D	25	11
137E	25	11
137F	25	11
137J	25	11
137M	25	11
137N	25	11

SUPPORTING INFORMATION


CATEGORY	NO.	144AJ IC		2A
INTEGRATED CIRCUIT CODE	144AJ	FC203 CIRCUIT PACK		
ONLY ACCEPTABLE SERIES	6	BELL TELEPHONE LABORATORIES INCORPORATED		
		CPS-FC203 SHEET 8		

(2)

65

PRINTED IN U.S.A.

PART OF CMS 153A
(SEE NOTE 6)



ISSUE
2A

PART OF CMS 153A

(SEE NOTE 6)

COMPONENT LIST


INTEGRATED CIRCUIT

LOC CODE ELEM ID	IC1 137F (NOTE 1)		IC2 137F (NOTE 1)		IC3 137H		IC4 137H		IC5 137C		IC6 137G		IC7 137H		IC8 137D		IC9 137D		IC10 137H		LOC CODE ELEM ID
	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	
A	DL1P.220	8F7	ZL1Z.200	8F8	DOB	8D1	808	8D0	DOB	8C8	L1Z1	8E8	DOA	8B3	IZL2	8E3	ACTP	8E6	BDC	8B4	A
B	DL1Z.200	8F8	ZL1P.220	8F9	COB	8B1	A08	8B0			L1P1	8D7	DOC	8B5	IZL1	8E2	ID	8E5	BOA	8B3	B
C					ENZ01	8B9	8ACTO	8F6			IZL101	8G4	800	8F2					AOA	8B2	C
D					EN001	8B9	ACT1	8E4			IDP1	8F4	CLRO	8D1							D
E					COA	8B2	ACTO	8E4			IDP0	8G5	ID01A	8F3							E
F					8ACTO	8F5	ID0V0	8B4					8D1	8B8							F
G											IZL201	8B5									G
H											801	8B1									H

CAPACITOR

DESIG	CODE	VALUE
[3] C1-C3	801 A	3000 Pf

NOTES:
1. A CAPACITOR CHIP (801 A, 3000 Pf) IS BONDED ON EACH SIDE OF THE 137 F SIC.



BATTERY AND GROUND TERMINALS FOR THIS CIRCUIT MODULE:

IC CODE	BAT TERM	GRD TERM
137C	25	11
137D	25	11
137F	25	11
137H	25	11
137N	25	11

SPECIAL MANUFACTURING REFERENCES

CATEGORY	NO.
CONTROLLING DRAWING	FC200
CIRCUIT PACK CODE	FC200

SUPPORTING INFORMATION

CATEGORY	NO.	153A IC	
INTEGRATED CIRCUIT CODE	153A	2A	
(ANY HIGHER SERIES IS ACCEPTABLE)	3-4	FC203 CIRCUIT PACK	
BELL TELEPHONE LABORATORIES INCORPORATED		CPS-FC203 SHEET 10	

MADE IN U.S.A. ONLY

PART OF CMS 153A

CIRCUIT DESCRIPTION

A. FUNCTION

CM 153A IS USED IN THE CONVERSION OF BIPOLAR SIGNALS ON THE 3A CC I/O DATA LINES AND LOGIC-LEVEL SIGNALS REQUIRED BY PERIPHERAL UNIT CONTROLLER CIRCUITS (SUCH AS THE TTY CONTROLLER).

B. DETAILED DESCRIPTION

LEADS HAVING DESIGNATIONS THAT END IN 1 ARE HIGH WHEN ACTIVE, OR IN THE ONE STATE. LEADS HAVING DESIGNATIONS THAT END IN 0 ARE LOW WHEN ACTIVE, OR IN THE ONE STATE. FLIP-FLOPS ARE SET TO THE ONE STATE AND CLEARED TO THE ZERO STATE.

BIPOLAR TO LOGIC LEVEL CONVERSION

THE CONTROLLER-RECEIVED DATA LINE IS TRANSFORMER-COUPLED TO CM 153A ON LEADS A1 AND B1 FROM CCO, AND C1 AND D1 FROM CC1. THE DATA IS OR'ED BY GATES A0A AND C0A AT TCIZL10, AND BY GATES B0A AND D0A AT TCIZL20. THE RELATIONSHIP BETWEEN THE BIPOLAR DATA, THE INPUT TO CM 153A, AND ITS LOGIC-LEVEL DATA (ID0) AND TIMING (SHFT0) OUTPUT SIGNALS, IS SHOWN IN FIG. 1. THE LOGIC STATE OF THE BIPOLAR DATA BIT IS DETERMINED BY THE ORDER OF ITS POSITIVE AND NEGATIVE EXCURSIONS. A LOGICAL ONE IS A POSITIVE LOBE FOLLOWED BY A NEGATIVE LOBE. A LOGICAL ZERO IS A NEGATIVE LOBE FOLLOWED BY A POSITIVE LOBE. CLIPPING CIRCUITS, WHICH ARE PART OF GATES TO WHICH THE A1, B1, C1, AND D1 INPUTS CONNECT, LIMIT THE NEGATIVE EXCURSION AT THIS POINT, AND PREVENT RECOVERY PROBLEMS IN THESE GATES.

THE INPUT DATA LEAD (ID0) IS SET AT THE LEADING EDGE OF THE FIRST LOBE. THE TIMING SIGNAL IS THE TRAILING EDGE OF SHFT0 WHICH OCCURS AT THE TRAILING EDGE OF THE SECOND LOBE. THUS, THE CONTROLLER IS SIGNALLED TO SAMPLE THE INCOMING DATA IN THE CENTER OF THE BIT PERIOD WHEN THE DATA LEAD IS STABLE. CARE HAS BEEN TAKEN TO MINIMIZE THE NUMBER OF GATES THAT CONTROL THE ID0 AND SHFT0 LEADS IN ORDER THAT VARIATIONS IN GATE DELAYS WILL NOT DESTROY THE RELATIONSHIP BETWEEN THE SIGNALS. NOMINAL TIMES FOR THE 3A CC SERIAL I/O DATA ARE A 150-NS BIT INTERVAL WITH 37.5-NS LOBES.

THE SHFT0 LEAD IS CONTROLLED BY GATES A0B, B0B, C0B, AND D0B, AND FLIP-FLOPS IZL1 AND IZL2. INITIALLY, NONE OF THE GATES ARE ACTIVE AND BOTH FLIP-FLOPS ARE IN THE CLEARED STATE SO THAT SHFT0 IS HIGH. IF INH2IO AND INH1IO ARE NOT ACTIVE, THE FIRST LOBE OF THE INPUT DATA BIT WILL ACTIVATE ONE OF THE GATES (DEPENDENT ON WHETHER THE BIT IS A ONE OR ZERO AND IF IT IS FROM CCO OR CC1) AND PULL SHFT0 LOW. THE FIRST LOBE WILL ALSO ACTIVATE ONE OF THE GATES FORMING TCIZL10 OR TCIZL20 WHICH WILL SET ONE OF THE FLIP-FLOPS, IZL1 OR IZL2, DEPENDING ON CONDITIONS PREVIOUSLY DESCRIBED. THE PURPOSE OF THESE FLIP-FLOPS IS TO HOLD SHFT0 LOW DURING ANY GAP THAT MIGHT BE PRESENT BETWEEN THE FIRST AND SECOND LOBES AND TO PREVENT THE SECOND LOBE FROM CHANGING THE STATE OF THE DATA FLIP-FLOP (ID).

WHEN THE SECOND LOBE OF THE INCOMING DATA BIT IS ACTIVE THE MATE OF THE GATE ACTIVATED BY THE FIRST LOBE WILL BE ACTIVE, AND IT WILL ALSO HOLD SHFT0 LOW (A0B AND B0B ARE MATES AS ARE C0B AND D0B). THIS LOBE WILL ALSO SET THE FLIP-FLOP (IZL1 OR IZL2) THAT WAS NOT SET BY THE FIRST LOBE. WHEN THE SECOND FLIP-FLOP IS SET, IT INHIBITS THE PATH BY WHICH THE FIRST FLIP-FLOP HELD SHFT0 TO GROUND. WHEN THE FIRST LOBE IS OVER ONLY THE GATE ACTIVATED BY THE SECOND LOBE HOLDS SHFT0 LOW.

WITH BOTH FLIP-FLOPS SET, THE INPUT TO CLRO FROM 001 IS HIGH. THE OTHER INPUTS TO CLRO, TCIZL10, AND TCIZL20 ARE CONTROLLED BY THE DATA LOBES. WHEN THE FIRST LOBE IS GONE, ONLY THE SECOND LOBE CONTROLS CLRO. WHEN THE SECOND LOBE EXPIRES, THE GATE HOLDING SHFT0 IS DISABLED AND SHFT0 WILL GO HIGH. CLRO WILL GO LOW AT THIS TIME AND CLEAR BOTH FLIP-FLOPS. CLRO LOW ALSO BLOCKS THE IZL1 AND IZL2 CONNECTION TO SHFT0 SO THAT FALSE SIGNALS CANNOT OCCUR ON THIS LEAD AS THE FLIP-FLOPS CHANGE FROM THE 11 TO THE 00 STATE.

LEAD ID0 IS CONTROLLED BY THE ID FLIP-FLOP. ID RETAINS THE LAST INCOMING DATA STATE UNTIL IT IS UPDATED BY THE FIRST LOBE OF A NEW DATA BIT. IF THE NEW DATA BIT IS A ZERO, TCIZL10 WILL BE ACTIVE FIRST AND DRIVE GATE IZL101 HIGH. TERMINALS 19 AND 23 ARE EXTERNALLY TIED TOGETHER SO THAT ID01A HAS BOTH INPUTS HIGH. IT SHOULD BE NOTED THAT IZL1 AND IZL2 ARE INITIATED FROM THE CLEARED STATE AND THAT TCIZL10 SETS IZL1 BUT DOES NOT AFFECT IZL2. ID01A WILL PULL TCID01 LOW, WHICH WILL CLEAR ID AND DRIVE ID0 HIGH, TO ITS ZERO STATE. WHEN THE SECOND LOBE IS ACTIVE FOR THE ZERO DATA BIT, TCIZL20 WILL DRIVE IZL201 HIGH. HOWEVER, IZL1 WAS SET BY THE FIRST LOBE, IN ORDER TO PREVENT IZL201 FROM CHANGING THE ID FLIP-FLOP.

IF THE INCOMING DATA BIT IS A ONE, TCIZL20 WILL BE ACTIVE FIRST, IZL201 WILL BE HIGH WHILE IZL1 IS CLEARED, AND THE ID FLIP-FLOP WILL BE SET. ID0 WILL THUS BE LOW, WHICH IS THE ONE STATE. WHEN THE SECOND LOBE IS ACTIVE FOR AN INCOMING ONE, TCIZL10 IS ACTIVE, AND WILL DRIVE IZL101 HIGH. TCIZL20, HOWEVER, WILL HAVE SET IZL2, WHICH PREVENTS ID01A FROM CHANGING ID.

LEADS ZACT0 AND 0ACT0 INDICATE WHICH, IF ANY, CC IS ACTIVELY COMMUNICATING WITH THE CONTROLLER. THE ACT FLIP-FLOP, FORMED BY GATES ACT0 AND ACT1, IS SET BY GATES B0C ON DOC TO INDICATE THAT ONE OF THE CC'S IS SUPPLYING INPUT DATA. FLIP-FLOP ACTP IS SET BY B0C WHEN CCO IS ACTIVE, A IS CLEARED BY DOC WHEN CC1 IS ACTIVE. THE ACT AND ACTP FLIP-FLOPS ARE COMBINED TO ACTIVATE ZACT0 WHEN CCO IS ACTIVE AND 0ACT0 WHEN CC1 IS ACTIVE. BOTH THE ZACT0 AND 0ACT0 ARE HIGH WHEN NEITHER CC IS ACTIVE.

INH2IO AND INH1IO BLOCK INPUT DATA FROM CCO AND CC1 WHEN THEY ARE ACTIVE.

LEAD IDP0 WILL BE ACTIVE WHEN EITHER LOBE OF THE INPUT DATA BIT IS PRESENT. IT CAN BE USED BY AN EXTERNAL CIRCUIT TO INDICATE WHEN INCOMING DATA IS PRESENT. THE EXTERNAL CIRCUIT MUST HAVE SUFFICIENT FILTERING TO HOLD OVER ANY GAP BETWEEN LOBES.

INPUT ID011 IS USED TO INITIALIZE THE IZL1 AND IZL2 TO THE 00 STATE, AND TO CLEAR THE ACT FLIP-FLOP. THIS SIGNAL MAY BE ACTIVATED BY AN EXTERNAL CIRCUIT AT THE END OF A DATA COMMUNICATION.

LOGIC LEVEL TO BIPOLAR CONVERSION

THE 3A CC FOLLOWS THE DATA PORTION OF A COMMUNICATION TO A PERIPHERAL UNIT WITH AN ALL-ZEROS BIT STREAM. THIS BIT STREAM IS USED BY THE PERIPHERAL UNIT AS BIT TIMING FOR THE BIPOLAR DATA SENT TO THE 3A CC. THE 3A CC MAINTAINS THE ALL-ZEROS BIT STREAM UNTIL IT RECEIVES A REPLY FROM THE PERIPHERAL UNIT, OR UNTIL THE MAXIMUM INTERVAL IN WHICH IT SHOULD RECEIVE A REPLY IS EXCEEDED. THUS, FOR EACH OUTGOING BIT PERIOD, LEAD A1 IS ACTIVE FOLLOWED BY B1 ACTIVE. INPUTS ENZ00 AND EN000 ARE ACTIVATED TO START THE OUTPUT AND DIRECT IT TO CCO OR CC1.

GATES ZL10,220 AND ZL12,200 ARE TRANSFORMER-COUPLED TO THE OUTGOING DATA LINE TO CCO. GATES 0L10,220 AND 0L12,200 ARE TRANSFORMER-COUPLED TO THE OUTGOING DATA LINE TO CC1. THESE GATES ARE HELD HIGH WHEN THERE IS NO INCOMING DATA OR WHEN THE ENABLE LEAD (ENZ00, EN000) IS NOT ACTIVE.

THE RELATIONSHIP BETWEEN THE ALL-ZEROS INPUT DATA, THE LOGIC LEVEL OUTGOING DATA LEAD, AND THE BIPOLAR OUTPUT DATA IS SHOWN IN FIG. 2. THE LOGIC LEVEL OUTGOING DATA SIGNAL (000) IS TOGGLED INTO 00B PRIOR TO THE BIT PERIOD. THE OUTPUT OF 00B IS COMBINED WITH THE TIMING SIGNALS DERIVED FROM THE INCOMING DATA (TCIZL10 AND TCIZL20) TO DETERMINE THE ORDER IN WHICH TCL10,221 AND TCL12,201 WILL BE ACTIVE. IF A ONE IS TO BE SENT, TCL10,221 WILL BE ACTIVE DURING THE FIRST LOBE AND TCL12,201 WILL BE ACTIVE DURING THE SECOND LOBE. THE REVERSE WILL BE TRUE TO OUTPUT A ZERO. THESE SIGNALS WILL BE INVERTED BY THE ENABLED OUTPUT GATES ZL10,220 AND ZL12,200 AND/OR 0L10,220 AND 0L12,200.

A GATE IN EACH PAIR IS CONNECTED TO THE OPPOSITE END OF THE PRIMARY OF A TRANSFORMER; EACH PAIR OF GATES IS PROVIDED WITH A TRANSFORMER. THUS, THE ORDER IN WHICH THE GATES ARE ACTIVE DETERMINES THE POLARITY OF THE PULSE AVAILABLE AT THE TRANSFORMER SECONDARY WINDING. NOTE THAT THE STATE OF THE 000 LEAD IS TOGGLED INTO 00B BY B0C (OR DOC) DURING THE BIT INTERVAL PRECEDING THAT IN WHICH THE BIT IS TRANSMITTED. INPUTS S00B0 AND C00B0 ALLOW DIRECT SET AND CLEAR OPERATIONS ON 00B.

SYMBOL/LEAD

C. MNEMONICS

MNEMONIC	DEFINITION
ACTP	SET OR CLEARED TO DETERMINE WHICH INPUT PORT IS ACTIVE
A1, B1	SET WHICH EITHER INPUT PORT IS ACTIVE
C00B0	INPUTS FROM CCO
C1, D1	CLEAR ODB FF
EN000	INPUTS FROM CC1
ENZ00	ENABLE OUTPUT TO CCO
ID	ENABLE OUTPUT TO CC1
ID011	INCOMING DATA
IDP0	INCOMING DATA OVER, INPUT
IZL1	INCOMING DATA PRESENT
IZL2	INCOMING ZERO LOBE ONE - SET BY FIRST LOBE WHEN INPUT IS ZERO
ID0	INCOMING ZERO LOBE TWO - SET BY SECOND LOBE WHEN INPUT IS ZERO
ID0	INCOMING DATA
0ACT0	CC1 IS ACTIVE
00B	OUTGOING DATA
000	OUTGOING DATA BIT
0L10,220	FIRST LOBE FOR A ONE, SECOND LOBE FOR A ZERO TO CC1
0L12,200	FIRST LOBE FOR A ZERO, SECOND LOBE FOR A ONE TO CC1
SHFT0	SHIFT
S00B0	SET ODB FF
ZACT0	CC0 IS ACTIVE
ZL10,220	FIRST LOBE FOR A ONE, SECOND LOBE FOR A ZERO TO CCO
ZL12,200	FIRST LOBE FOR A ZERO, SECOND LOBE FOR A ONE TO CCO




FIG. 1
BIPOLAR TO LOGIC
LEVEL CONVERSION
USING CM 153A

FIG. 2
LOGIC LEVEL TO
BIPOLAR CONVERSION
USING CM 153A