


PART OF CPS FC210
POWER ALARM AND CONTROL CIRCUIT




CPS-FC210


3A

FC210 CIRCUIT PACK	2	CPS-FC210 SHEET 2
BELL TELEPHONE LABORATORIES INCORPORATED	6S	PRINTED U.S.A.

PART OF CPS FC210
POWER ALARM AND CONTROL CIRCUIT



CPS-FC210



302 BRL10

307 BRL20

3A

FC210 CIRCUIT PACK	2	CPS-FC210 SHEET 3
BELL TELEPHONE LABORATORIES INCORPORATED	65	PRINTED IN U.S.A.

PART OF CPS FC210
POWER ALARM AND CONTROL CIRCUIT

COMPONENT LIST

CAPACITOR

DESIG	CODE
[3] C1.0-C1.2	KS-19774 L1, .01
[3] C2.0-C2.2	KS-19774 L1, .01
C3	601A, 5
C4	KS-19774 L1, .01
[2] C5.0, C5.1	KS-19774 L1, .01
[2] C6.0, C6.1	614C, .39

DIODE


DESIG	CODE
[3] CR1.0-CR1.2	458A
[3] CR2.0-CR2.2	458A
[3] CR3.0-CR3.2	458A
[3] CR4-CR6	449A
[2] CR7.0, CR7.1	449A
[2] CR8.0, CR8.1	459J
CR9	458A

INTEGRATED CIRCUIT

DESIG	CODE
CM1	502AJ
[4] CM2-CM5	502BK

RESISTOR

DESIG	CODE
[3] R1.0-R1.2	257A, 20KΩ
R2	KS-20616, L1A, 4.7KΩ
[3] R3.0-R3.2	257A, 20KΩ
[3] R4.0-R4.2	1KΩ
[3] R5.0-R5.2	10KΩ
[3] R6.0-R6.2	10KΩ
[3] R7.0-R7.2	20KΩ
[3] R8.0-R8.2	257A, 20KΩ
R9	KS-14603 L3A, 21Ω
[3] R10.0-R10.2	257A, 4.7KΩ
[3] R11.0-R11.2	KS-20616, L1A, 4.7KΩ
[3] R12.0-R12.2	257A, 4.7KΩ
[3] R13.0-R13.2	8.25KΩ
[3] R14.0-R14.2	4.7KΩ
[3] R15.0-R15.2	12KΩ
R16	10KΩ
R17	4.7KΩ
R18	10KΩ
R19	4.7KΩ
R20	30.1KΩ
R21	20KΩ
R22	4.7KΩ
R23	20KΩ
R24	257A, 20KΩ
R25	KS-20616, L1A 2.71
R26	257A, 10KΩ
R27	4.7KΩ
R28	1.5KΩ
R29	257A, 12KΩ
R30	KS-19150 L1, 2.4KΩ
R31	257A, 12KΩ
[2] R32.0, R32.1	10KΩ
[2] R33.0, R33.1	27.1KΩ
[2] R34.0, R34.1	150
[2] R35.0, R35.1	4.7KΩ
[2] R36.0, R36.1	10KΩ
R37	257A, 12KΩ



CPS-FC210

FC210 CIRCUIT PACK		2	CPS-FC210 SHEET 4
BELL TELEPHONE LABORATORIES INCORPORATED		65	

4D1

PART OF CPS FC210

CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

A. FUNCTION

THE FC210 CIRCUIT PACK CONTAINS LOGIC AND TIMING CIRCUITS USED TO CONTROL, TEST AND ALARM POWER IN THE MAINTENANCE AND PROCESSOR FRAMES.

B. DETAILED DESCRIPTION

LEADS WITH MNEMONICS THAT END IN 1 ARE GENERALLY HIGH WHEN ACTIVE OR IN THE ON STATE. THOSE THAT END IN 0 ARE GENERALLY LOW WHEN ACTIVE OR IN THE ON STATE.

CONTROL - ELEMENT A

OUTPUT DBRLYO CAN SINK UP TO 50 MILLIAMPERES FROM A SOURCE LESS THAN 30 VOLTS. IT IS CONTROLLED BY INPUTS DBPN01, L0FF1 AND P0FF0 IN ACCORDANCE WITH THE FOLLOWING TABLE:

TABLE A

DBPN01	L0FF1	P0FF0	DBRLYO
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

VOLTAGE DIVIDER R29 AND R28 LIMITS THE POTENTIAL AT L0FF1 TO LESS THAN 3 VOLTS IN THE EVENT THAT Q3 OF CM3 FAILS IN ORDER TO PROTECT THE CM LOGIC GATE THAT DRIVES L0FF1. C4, CR6, AND R27 PROVIDE NOISE IMMUNITY ON THE P0FF0 INPUT. L0FF1G AND P0FF1G ARE TERMINATIONS FOR GROUND LEADS PAIRED WITH L0FF1 AND P0FF1 TO ALLOW THE SOURCE FOR THESE SIGNAL LEADS TO BE IN A DIFFERENT UNIT FROM THE FC210 CIRCUIT PACK.

DBPN01 IS CONTROLLED BY AP0NO THROUGH A DELAY CIRCUIT. WHEN AP0NO IS OPEN, R32.0 TURNS ON Q1 OF CM4 WHICH CUTS OFF Q5 OF CM4 AND ALLOWS DBPN01 TO GO HIGH. DBPN01 CAN SINK 2.5 MILLIAMPERES FROM A 30-VOLT SOURCE. WHEN AP0NO IS GROUNDING Q1 CUTS OFF AND C6.0 CHARGES TO +24 VOLTS THROUGH R33.0. WHEN C6.0 HAS CHARGED TO APPROXIMATELY 12.8 VOLTS, CR8.0 TURNS ON Q5 AND DBPN01 FALLS TO GROUND. THE DELAY BETWEEN THE CHANGE IN AP0NO AND DBPN01 IN THIS DIRECTION IS NOMINALLY 800 MILLISECONDS, BUT WITH CIRCUIT TOLERANCES, IT CAN RANGE BETWEEN 500 MILLISECONDS AND 2 SECONDS. DBPN01 IMMEDIATELY FOLLOWS AP0NO WHEN THE LATTER GOES OPEN.

PWR0N1 IS CONTROLLED BY BP0NO IN THE SAME MANNER DESCRIBED FOR DBPN01 AND AP0NO EXCEPT THAT AN INVERTER, Q5 OF CM2, CAUSES PWR0N1 TO BE LOW WHEN BP0NO IS HIGH AND VICE VERSA.

THE DIODE INPUT FROM BP0NO TO THE DELAY CIRCUIT PROVIDES ISOLATION SO THE SOURCE THAT CONTROLS BP0NO CAN CONTROL ANOTHER CIRCUIT. PWR0N1G PROVIDES A GROUND CONNECTION FOR A LEAD PAIRED WITH THE PWR0N1 SIGNAL LEAD WHEN IT IS SENT TO A REMOTE CIRCUIT.

ALARMS - ELEMENT B

THREE IDENTICAL CIRCUITS DESIGNATED 0, 1 AND 2 ARE PROVIDED TO MONITOR THE FRAME FUSE ALARM AND POWER ALARM BUSES. THE FOLLOWING DESCRIPTION FOR CIRCUIT 0 IS APPLICABLE TO CIRCUITS 1 AND 2. Q1 AND Q4 OF CM1 FORM A FLIP-FLOP TO LATCH THE ALARM SIGNALS. INPUTS +AA01, +AB01, AND -AA00 ARE OPEN IN THE ABSENCE OF AN ALARM. THE FLIP-FLOP IS INITIALIZED BY GROUNDING CLR00, WHICH CUTS OFF Q1 BY DIVERTING ITS BASE CURRENT TO GROUND THROUGH CR2.0. Q2 SATURATES AND HOLDS Q1 OFF WHEN THE CLR0 SIGNAL IS REMOVED. IN THIS STATE, Q5 OF CM1 CAN SINK 30 MILLIAMPERES FROM A SOURCE LESS THAN 30 VOLTS. INPUTS +AA01 AND +AB01 CONNECT TO ALARM BUSES THAT ARE AT +20 VOLTS IN THE ALARM STATE. EITHER INPUT IN THIS STATE SETS THE FLIP-FLOP CAUSING Q5 OF CM2 TO CUT OFF. INPUT -AA00 CONNECTS TO THE FRAME NEGATIVE FUSE ALARM BUS. IN THE ALARM CONDITION, A NEGATIVE POTENTIAL IS PRESENT ON THIS BUS. Q5 OF CM1 CUTS OFF IN THIS CONDITION AND SETS THE FLIP-FLOP VIA R5 AND R6.

C2.0, CR3.0 AND R12.0 SET THE INPUT LEVEL OF THE FLIP-FLOPS AND PROVIDE FILTERING SO THAT NOISE SPIKES WILL NOT ERRONEOUSLY CHANGE THE STATE OF THE FLIP-FLOP.

TEST - ELEMENT C

FOUR INVERTERS USED IN THE FRAME POWER ALARM TEST ARE PROVIDED. Q4 AND Q5 OF CM3 CONTROL THE NPA AND PAT RELAYS OF THE POWER UNIT. CR4 AND CR5 RAISE THE THRESHOLD OF THEIR RESPECTIVE INPUTS TO PROVIDE NOISE PROTECTION. PAR1 SUPPLIES A 24-VOLT SIGNAL FOR THE POWER ALARM TEST FUNCTION.

C. SYMBOL/LEAD MNEMONICS

DESIGNATION

AP0NO
+AA01, +AA11, +AA21
+AB01, +AB11, +AB21
-AA00, -AA10, -AA20
BPL40
CLR00, CLR10, CLR20
DBPN01
DBPN01
L0FF1/L0FF1G
NPA10
NPA00
NPA1
NPA1
DBRLYO
NPAR0
BPAT0
BPAT1
PAR1
P0FF0/P0FF0G
PWR0N1/PWR0N1G
RNPARIO

MEANING

"A" POWER ON SIGNAL
POSITIVE FUSE ALARM INPUTS
NEGATIVE FUSE ALARM INPUTS
"B" POWER ON SIGNAL
CLEAR ALARM FLIP-FLOP 0,1 AND 2
DELAY "B" POWER ON, INPUT SIGNAL
DELAY "B" POWER ON, OUTPUT SIGNAL
LOCKED OFF LINE SIGNAL/GROUND
NPA INVERTED INPUT SIGNAL
NPA INVERTED OUTPUT SIGNAL
NPA NET CONNECTION
OPERATE "B" RELAYS
OPERATE NPA RELAY
OPERATE PAT RELAY
OPERATE PAT RELAY
POWER ALARM TEST SIGNAL
POWER OFF SIGNAL/GROUND
POWER ON SIGNAL/GROUND
RELEASE NPA RELAY

CPS-FC210

3A

FC210 CIRCUIT PACK

CPS-FC210
SHEET 5

BELL TELEPHONE LABORATORIES
INCORPORATED

6S

PRINTED U.S.A.