


PART OF CPS JK12

BUFFER C



CPS-JK12

2D1

PART OF CPS JK12


BUFFER C

COMPONENT LIST

INTEGRATED CIRCUIT


LOC CODE	IC1 41CA	IC2 41CA	IC3 41CA	IC4 41CA	IC5 41CF	IC6 41DA	IC7 41CF	IC8 41DA	IC9 41EF	IC10 41CF	IC11 41EF
ELEM	DESIG SH LOC										
ID	DESIG SH LOC										
A	INFO20 2G5	INFO60 2G4	INF100 2G2	INF140 2G1	ITR0300 2D6	GPL 2E6	ITR1108 2D2	GPH 2E3	INFO31 2B5	ITR0704 2D4	INF111 2B2
B	INFO00 2G6	INFO40 2G4	INFO80 2G2	INF120 2G1					SP01 3E0		INFPL1 2B8
C	INFO10 2F6	INFO50 2F4	INFO90 2F2	INF130 2F1					SP02 3E0		SP04 3E1
D	INFO30 2F5	INFO70 2F4	INF110 2F2	INF150 2F0					SP03 3E1		SP05 3E1
E									INFO01 2C6		INFO81 2C3
F									INFO11 2B6		INFO91 2B2
G									INFO21 2C5		INF101 2C2

LOC CODE	IC12 41CF	IC13 41AE	IC14 41EF	IC15 41AE	IC16 41EF	IC18 41BP	IC19 41CA	IC20 41BP
ELEM	DESIG SH LOC							
ID	DESIG SH LOC							
A	ITR1512 2D1	LDD 2C9	INF071 2B4	ITRPH 2C7	INF151 2B0	PPELO 2G7	ENDT1B 2G0	SDITR1 2B0
B		SP14 3G1	SP06 3F0	ITRPL 2C8	INFPH1 2B7	SP11 3G0	INFPLO 2G6	SP12 3G0
C			SP07 3F0		SP09 3F1	LDD0 2E9	ENDT1A 2F0	HIGHA1 2B8
D			SP08 3F1		SP10 3F1	LDD1 2E9	INFPHD 2G3	PPEHO 2G3
E			INF041 2C4		INF121 2C1	CLKITR1 2B3		LDITR1A 2C6
F			INF051 2B4		INF131 2B1	SHFT0 2B3		LDITR0 2B6
G			INF061 2C4		INF141 2C1	L0AD1 2B7		SP13 3G1



CAPACITOR

DESIGN	CODE
[4]C1-C4	601A,5
[19]C5-C23	KS-19774 L5,0.1




DIODE

DESIGN	CODE
[4]CR1-CR4	448B

RESISTOR

DESIGN	CODE
R1	KS-14603 L6,681
[2]R2,R3	KS-20616 L1A,392



CIRCUIT DESCRIPTION:

THIS CIRCUIT PACK IS PART OF THE BUFFER UNIT. IT CONTAINS A 16-BIT SHIFT REGISTER FOR PARALLEL-TO-SERIAL AND SERIAL-TO-PARALLEL CONVERSION. TWO 8-BIT PARITY TREES ARE USED TO CHECK AND GENERATE PARITY. THE SERIAL INPUT/OUTPUT LEADS CONNECT TO THE OFF-LINE SERIAL BUFFER ON JK13. PARALLEL INPUT AND OUTPUTS ARE CONNECTED TO THE BIDIRECTIONAL INFORMATION LEADS.

THE REGISTER IS NORMALLY IN THE PARALLEL LOAD MODE. THE MODE INPUT OF THE 41CFs ARE HELD HIGH BY THE SHFT1 INPUT BEING LOW. THE L0AD0 IS HIGH WHENEVER THE BUFFER UNIT IS NOT IN THE LOAD STATE. IN THIS MODE, THE PARITY F/F ITRPH AND ITRPL ARE HELD IN THE CLEARED STATE. THIS FORCES THE EVEN INPUTS OF THE PARITY TREES GPL AND GPH TO A LOW LEVEL AND THE ODD INPUTS TO A HIGH LEVEL. IN THIS PARITY GENERATION MODE, THE OUTPUTS OF THE PARITY TREES ARE HIGH FOR AN EVEN NUMBER OF ONE INPUTS OR ARE LOW FOR AN ODD NUMBER OF ONE INPUTS. THE TRUTH TABLE BELOW SHOWS THE OPERATION.

Σ OF INPUTS	INPUT EVEN	INPUT ODD	ODD BUT
ODD	0	1	0
EVEN	0	1	1

AN UNLOAD OPERATION IS DEFINED BY A 16-BIT DATA TRANSFER FROM THE OFF-LINE BUFFER TO THE 3A CC. THE FOLLOWING SEQUENCE IS PERFORMED ON JK12.

THE SERIAL DATA FROM THE OFF-LINE BUFFER APPEARS ON SDITR0. LEAD SHFT1 IS SET HIGH TO PLACE THE 16-BIT REGISTER INTO THE SERIAL SHIFT MODE. SIXTEEN GROUND LEVEL PULSES ARE APPLIED TO LEAD CLKITR0. THE DATA IS SHIFTED INTO THE REGISTER AT THE TRAILING EDGE OF THE CLOCK PULSES. LEAD LDDC IS HELD AT A HIGH LEVEL. THIS MEANS THAT ZERO DATA IS SHIFTED INTO THE OFF-LINE BUFFER DURING UNLOAD OPERATIONS. THE 16-DATA BITS CONTAINED IN THE REGISTER ARE FED INTO THE PARITY TREES. THE PARITY TREES ARE ALLOWED TO SETTLE. THE SHFT1 LEAD IS SET LOW AGAIN TO PLACE THE REGISTER INTO THE PARALLEL LOAD MODE. THE CONTENTS OF THE REGISTER AND THE TWO PARITY BITS ARE THEN GATED INTO THE INFORMATION BUS LEADS BY SETTING LEAD ENDT0 TO A LOW LEVEL.

CIRCUIT DESCRIPTION (CONT):

LOAD

A LOAD OPERATION IS DEFINED BY A 16-BIT DATA TRANSFER FROM THE CC TO THE OFF-LINE BUFFER. THE FOLLOWING SEQUENCE IS PERFORMED ON JK12. WHEN THE LOAD STATE IS SET, LEAD L0AD0 IS AT GROUND LEVEL REMOVING THE CLEAR INPUT FROM ITRPH, ITRPL, AND LDD1 F/Fs. SIXTEEN BITS OF INFORMATION AND THE TWO PARITY BITS APPEAR IN PARALLEL ON THE INFORMATION BUS LEADS. A SINGLE HIGH LEVEL PULSE APPEARS ON LEAD LDITR1. THE STATE OF THE INFORMATION LEADS IS CLOCKED INTO THE REGISTER AND THE PARITY F/F AT THE TRAILING EDGE OF THE PULSE. IN THE LOAD MODE, THE TWO PARITY TREES AND THE TWO PARITY F/F CHECK FOR PROPER PARITY OF THE JUST RECEIVED DATA WORD. AN ERROR CONDITION IS INDICATED WHENEVER PPELO OR PPEHO IS AT GROUND LEVEL. THE FOLLOWING TRUTH TABLE SHOWS THE CHECKING OPERATION.

Σ OF INPUTS	PARITY BITS	INPUT ODD	IN-L: EVEN:	ODD OUTPUT	
EVEN	1	0	1	0	NO ERROR
ODD	0	1	0	0	NO ERROR
ODD	1	0	1	1	ERROR
EVEN	0	1	0	1	ERROR

IF AN ERROR CONDITION EXISTS, NO SERIAL SHIFTING INTO THE OFF-LINE BUFFER TAKES PLACE. IF NO ERROR CONDITION EXISTS LEAD SHFT1 IS SET HIGH TO PLACE THE REGISTER INTO THE SERIAL SHIFT MODE. SIXTEEN CLOCK PULSES ON LEAD CLKITR0 SHIFT THE 16-BIT WORD INTO THE OFF-LINE BUFFER VIA LEAD LDD0. F/F LDD1 IS CLOCKED ON THE LEADING EDGE OF CLKITR0 AND THE REGISTER IS SHIFTED ON THE TRAILING EDGE. THE LDD0 F/F KEEPS THE DATA STEADY OVER THE TRAILING EDGE OF THE OFF-LINE SHIFT PULSE ON JK13.

CPS-JK12

2D1

JK12 CIRCUIT PACK

2

CPS-JK12 SHEET 3

BELL TELEPHONE LABORATORIES INCORPORATED

65

MADE IN U.S.A.