



CARTRIDGE TAPE TRANSPORT CONTROLLER
BOARD C




CARTRIDGE TAPE TRANSPORT CONTROLLER
BOARD C



ISSUE
2A

JK18 CIRCUIT PACK		② 6S	CPS - JK18 SHEET 3 PRINTED IN U.S.A.
BELL TELEPHONE LABORATORIES INCORPORATED			

CARTRIDGE TAPE TRANSPORT CONTROLLER
BOARD C



COMPONENT LIST

INTEGRATED CIRCUIT

LOC CODE ELEM ID	IC1 41U		IC2 418P		IC3 41CA		IC4 41AE		IC5 41AE		IC6 41U		IC7 41U		IC8 41W		IC9 41U		IC10 418P		IC11 41W		IC12 41U	
	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC
A	M0TIGN1	4B1	ST0PPO	4F	SDINO	3E6	BL0CK	4B5	CLKS:11	2B0	STPTRIG0	4E3	STCMD0	4B4	CMDSTPO	4C4	SYNCO	2C0	CLKSTPO	2C1	FILLST1	3D5	R/WCLK1	2F4
B	WST0P1	3D3	BACR1	3B2	FILLAO	3E5	BLKSTP	4D4	CLKEN	2D0	SPARE1		ERC0ND1	4B0	BL0CK1	4D5	CLKSTP1	2B1	SPARE2	2C1	HILVEL1A	3D2	DSTP1	2E4
C	WST0PO	3D3	SD0TO	2B5	FILLO	3E5					SBL0CK1	4B6	STCMD1	4B4	WCLKO	2D4	EN01	2E1	TTE0TB1	4B2	FILLSTO	3D4	WDATA1	2D4
D	ENRSPO	2B4	WRDATA0	2G3	BSHPP0	2G4					MTSTP1	4B5	ENFILLO	3C5	BL0CK0	4E5	EN02	2E0	FWD1	4B1	WDATA0	2C3	ENSC0TO	2B4
E			SDWT1	2D5															STPWRT0	4D4				
F			TT0BT1	4B2															BACRO	3C4				
G			REV1	4B3															W011	2F1				

LOC CODE ELEM ID	IC13 41U		IC14 41A3		IC15 41U		IC16 41AE		IC17 41CC		IC18 41U		IC19 418P		IC20 41CC		IC21 41U		IC22 41AE		IC23 41CJ		IC24 41AA	
	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC
A	OSTATE0	2D3	W00NE	3E3	ENSTPO	2B5	ENSATA	2G5	DDINH	4C6	C0UNTO	2C8	ENWCKLO	2B8	ST0PP	4F3	ERST0PO	4C1	STPCLK	2F7	PRP0CT	2F9	STPTRIG1	4D3
B	1STATE1	2D1	XC0UNT	2F9	ENHCLK1	2D7	DST0P	2C5			P0STPO	2E5	1STATE0	2E1			E01ST0PO	4C2	PHC0DE	2E2			GAPSET0	2B1
C	STPCLK1	2G6			CARRY0	2B6					WSTPO	2E7	HILVEL1B	3D2			00TST0PO	4C3						
D	STAT1	2C2			XCARRY0	2C7					C0UNT1	2D8	DSTPO	2F5			HTCST0PO	4C3						
E													ENCRY1	2B7										
F													W021	2F0										
G													C0CLKO	2E8										

CAPACITOR

DESIG	CODE
[6]C1-C6	601A,5
[24]C7-C30	KS-19774 L5,0.1

RESISTOR

DESIG	CODE
R1	KS-20616 L1A,23.7K0
R2	KS-20616 L1A,31.6K0
R3	KS-20616 L1A,2.2K0
R4	KS-20616 L1A,2.2K0

ISSUE
2A

JK18 CIRCUIT PACK

2

CPS-JK18
SHEET 5

BELL TELEPHONE LABORATORIES
INCORPORATED

6S

PRINTED IN U.S.A.

CIRCUIT DESCRIPTION

A. FUNCTIONAL DESCRIPTION

JK18 IS ONE OF THE FOUR CARTRIDGE TAPE TRANSPORT CONTROLLER (CTTC) BOARDS. IT CONTAINS THE WRITE CIRCUITRY, CONDITION STOP LOGIC, AND BUFFER FILL REQUEST CIRCUITRY. THE WRITE CIRCUITRY INCLUDES A PREAMBLE GENERATOR, A POSTAMBLE GENERATOR, AND A DATA PHASE ENCODER CIRCUIT.

FIGURE 1 IS A BLOCK DIAGRAM OF JK18. AS A WRITE OPERATION BEGINS, A 42ms PULSE OCCURS ON THE WRITE START PULSE INPUT LEAD. THIS PULSE, WHICH COMES FROM THE WRITE DELAY CIRCUIT LOCATED ON JK19, IS INITIATED BY A WRITE COMMAND TO THE CTTC. THE CARTRIDGE TAPE TRANSPORT (CTT) BEGINS TO MOVE FORWARD AT READ/WRITE SPEED AS THE COMMAND IS ISSUED. THE CLOCK SYNC CIRCUIT, WHICH WAS LEFT IN A DISABLED STATE FROM THE PREVIOUS WRITE OPERATION OR INITIALIZATION SEQUENCE, WILL MAINTAIN AN INTER-BLOCK GAP (IBG) STATE AT THE OUTPUT OF THE PHASE ENCODER CIRCUIT UNTIL THE TRAILING EDGE OF THE WRITE-START PULSE. THIS STATE MAINTAINS A CONSTANT LOW LEVEL AT THE OUTPUT OF THE PHASE ENCODER CIRCUIT, WHILE THE CTT IS WRITE ENABLED AND MOVING FORWARD AT READ/WRITE SPEED, IT WILL EFFECTIVELY WRITE AN IBG ONTO THAT PORTION OF TAPE WHICH PASSES THE WRITE WINDING OF THE CTT'S HEAD. THE TRAILING EDGE OF THE WRITE START PULSE ENABLES THE CLOCK SYNC CIRCUIT. THIS CIRCUIT WILL THEN SYNC IN ON THE TWO CLOCK SIGNALS APPEARING ON THE CLOCK01 AND CLOCK02 INPUTS. CLOCK01 AND CLOCK02 MAKE UP A SINGLE 2-PHASE CLOCK OPERATING AT 48 KHz. THEY ARE GENERATED BY A CRYSTAL OSCILLATOR CIRCUIT LOCATED ON JK19. BOTH CLOCK SIGNALS PROVIDE 1μs PULSES THAT ARE 180° OUT OF PHASE WITH EACH OTHER. THE SYNC CIRCUIT ALSO ENSURES THAT THE FIRST CLOCK PULSE AT ITS OUTPUT WILL APPEAR ON #1.

THE 2-PHASE CLOCK AT THE OUTPUT OF THE SYNC CIRCUIT FEEDS THE PHASE ENCODER CIRCUIT AND THE PREAMBLE/POSTAMBLE GENERATOR CIRCUIT. THE PHASE ENCODER CIRCUIT RECEIVES DATA FROM THE DATA SELECTOR CIRCUIT, AND BY UTILIZING THE 2-PHASE CLOCK, IT WILL TRANSLATE ANY NONRETURN TO ZERO (NRZ) DATA, APPEARING AT THE OUTPUT DATA SELECTOR, TO PHASE ENCODED (PE) DATA. THE PE DATA LEAD IS FED DIRECTLY TO THE CTT'S WRITE CIRCUITS.

THE PREAMBLE/POSTAMBLE GENERATOR PROVIDES DATA TO THE DATA SELECTOR CIRCUIT FOR WRITING THE PREAMBLE (15 ZEROS FOLLOWED BY A SINGLE ONE) AND THE POSTAMBLE (A SINGLE ONE FOLLOWED BY 15 ZEROS). IT ALSO PROVIDES CONTROL FOR THE DATA SELECTOR AND THE BUFFER CLOCK LEAD (DATA IN CLOCK). WHEN THE CLOCK SYNC CIRCUIT IS INITIALLY ENABLED, THE DATA ENABLE LEAD WILL BE IN A STATE SUCH THAT, DATA AT THE OUTPUT OF THE PREAMBLE/POSTAMBLE GENERATOR WILL BE GATED THROUGH THE DATA SELECTOR. THE CLOCK OUTPUT OF THE PREAMBLE/POSTAMBLE GENERATOR IS DISABLED. FOR THE FIRST 15 CYCLES OF THE 2-PHASE CLOCK, THE DATA OUTPUT OF THE PREAMBLE/POSTAMBLE GENERATOR WILL REMAIN IN THE "ZERO" STATE. THIS OUTPUT GOES TO A "ONE" STATE FOR THE 16TH CYCLE OF THE CLOCK. THIS ACCOMPLISHES WRITING OF THE PREAMBLE ONTO TAPE. THE BUFFER CLOCK LEAD (DATA IN CLOCK) IS ENABLED PRIOR TO THE SIXTEENTH CYCLE OF THE 2-PHASE CLOCK; ALLOWING THE FIRST DATA BIT FROM THE BUFFER CIRCUITS TO BE LOADED ONTO THE INPUT DATA LEAD (INPUT DATA), AS THE LAST BIT OF THE PREAMBLE IS WRITTEN ONTO TAPE. AT THIS POINT, THE DATA-ENABLE LEAD CHANGES STATES, ALLOWING DATA FROM THE BUFFER CIRCUITS TO BE GATED THROUGH THE DATA SELECTOR TO THE PHASE ENCODER CIRCUITS.

A WRITE CYCLE CAN ONLY BE ENDED AS THE LAST DATA BIT FROM A GIVEN BUFFER IS CLOCKED FROM THE BUFFER CIRCUIT. THE BUFFER CIRCUIT WILL GENERATE A CARRY PULSE, APPEARING ON THE BUFFER CARRY PULSE LEAD AT THE END OF EACH BUFFER OF DATA. THIS PULSE WILL OCCUR EVERY 1024 BITS UNLESS THE REGISTER WAS STUFFED, THEREFORE, PRESETTING THE REGISTER COUNTER. TO END A WRITE CYCLE, A SET WRITE STOP COMMAND IS ISSUED TO THE CTTC. THIS COMMAND INITIATES A PULSE AT THE OUTPUT OF THE CTTC'S COMMAND DECODER LOCATED ON JK16, WHICH APPEARS ON THE WRITE STOP LEAD. THIS PULSE SETS THE WRITE-STOP LATCH, ALLOWING THE NEXT PULSE OCCURRING ON THE BUFFER CARRY PULSE LEAD TO APPEAR AT THE INPUT TO THE PREAMBLE/POSTAMBLE GENERATOR CIRCUIT. AT THIS POINT, ALL DATA HAS BEEN WRITTEN AND THE BUFFER-CLOCK LEAD IS DISABLED. THE DATA ENABLE LEAD SWITCHES BACK TO ITS ORIGINAL STATE, ENABLING A DATA PATH FROM THE PREAMBLE/POSTAMBLE GENERATOR THROUGH THE DATA SELECTOR. THE DATA LEAD OF THE PREAMBLE/POSTAMBLE GENERATOR HAS REMAINED IN THE "ONE" STATE FROM THE LAST BIT OF THE PREAMBLE.

IT STAYS IN THAT STATE THROUGH THE NEXT CYCLE OF THE 2-PHASE CLOCK, WHILE WRITING THE FIRST BIT OF THE POSTAMBLE. A "ONE" THIS DATA LEAD THEN GOES TO THE "ZERO" STATE ALLOWING THE 15 "ZEROS" OF THE POSTAMBLE TO BE WRITTEN. THE CLOCK SYNC CIRCUIT IS THEN DISABLED, LATCHING THE PHASE ENCODER CIRCUIT IN THE IBG STATE. THE ACTUAL STOP SIGNAL TO THE CTT IS INITIATED BY THE READ CIRCUIT, AFTER THE READ WINDING OF THE CTT'S HEAD HAS REACHED THE IBG.

THE WRITE DATA OUTPUT (WRITE DATA) FROM THE DATA SELECTOR AND #1 (WRITE CLOCK OUTPUT LEAD) IS CONNECTED TO THE READ CIRCUIT LOCATED ON JK17. THE WRITE DATA LEAD IS THE NRZ FORM OF THE DATA BEING WRITTEN ONTO TAPE. A PULSE APPEARS ON THE WRITE CLOCK LEAD AT THE CENTER OF EACH BIT. WHEN THE CTTC IS IN THE MAINTENANCE MODE, AND THE READ AND WRITE CIRCUITS ARE EXERCISED WITHOUT OPERATING THE CTT, THE WRITE DATA AND WRITE CLOCK SIGNALS ARE GATED THROUGH THE READ CIRCUITS, THEREBY, TESTING ALL OF THE WRITE CIRCUITS EXCEPT THE PHASE ENCODER BY UTILIZING THE CRC CIRCUIT LOCATED ON JK17.

THE STOP CIRCUIT GENERATES A 40ms STOP PULSE WHENEVER THE TAPE DATA CONTROLLER (TDC) UNIT EXPERIENCES ANY ONE OF SEVERAL CONDITIONS. THIS PULSE, WHICH APPEARS ON THE STOP PULSE LEAD, RESETS ALL CIRCUITS OF THE CTTC TO THEIR KNOWN STOP OR INITIAL STATE. THIS STOP PULSE IS GENERATED UNDER THE FOLLOWING CONDITIONS.

- (A) BUFFER OVERFLOW
THE BUFFER CIRCUITS WERE NOT PROPERLY SERVICED BY THE CENTRAL PROCESSOR (ERROR CONDITION).
- (B) CRC ERROR
A CRC ERROR WAS DETECTED DURING THE PREVIOUS READ OR READ-AFTER-WRITE OPERATION.
- (C) REWINDING
THE CTT STARTS A REWIND SEQUENCE.
- (D) BEGINNING OR END OF TAPE
THE CTT SENSES THE PHYSICAL BEGINNING OF TAPE OR THE PHYSICAL END OF TAPE MARKERS.
- (E) STOP
A STOP COMMAND IS ISSUED TO THE CTTC.
- (F) THE COMPLETION OF A BACKSPACE, WRITE, OR READ-A-BLOCK OPERATION
EITHER OF THESE COMMANDS ISSUED TO THE CTTC WILL SET THE IBG STOP CIRCUIT. THIS CIRCUIT MONITORS THE DATA DETECT INPUT. AFTER OBSERVING DATA DETECT GO ACTIVE, THEN INACTIVE (INDICATING THAT THE CTTC HAS CROSSED A BLOCK OF DATA) IT TRIGGERS THE STOP CIRCUIT.
- (G) TDC INITIALIZE
A TDC INITIALIZE COMMAND IS ISSUED TO THE TDC.

ALL READ OR SHIFT CRC (SHIFT THE CONTENTS OF THE CRC REGISTER, LOCATED ON JK17, TO THE BUFFER CIRCUITS) OPERATIONS MUST LEAVE THE ON-LINE BUFFER IN A FULL STATE. THE BUFFER CIRCUITS (ON JK12) CONTAIN TWO 1024-BIT SHIFT REGISTERS. THE ON-LINE BUFFER IS THE 1024-BIT SHIFT REGISTER WHICH IS ACTIVELY ACCEPTING DATA FROM (OR TRANSMITTING DATA TO) THE CTTC. IF THE DATA TRANSFERRED TO THE BUFFER CIRCUITS IS NOT AN INCREMENT OF 1024 BITS, A FILL REQUEST MUST BE ISSUED TO THE BUFFER CIRCUITS. THE FILL REQUEST INDICATES IF A FILL REQUEST SHOULD BE SENT TO THE BUFFER CIRCUITS AT THE COMPLETION OF A DATA TRANSFER SEQUENCE. THE READ-DATA CLOCK LEAD IS THE BUFFER CLOCK OUTPUT FROM THE READ CIRCUIT (JK17). EACH PULSE ON THIS LEAD ATTEMPTS TO SET THE FILL REQUEST CIRCUIT. EACH PULSE ON THE BUFFER-CARRY LEAD CLEARS THE FILL REQUEST CIRCUIT. NOTE THAT THE BUFFER-CARRY PULSE OCCURS AT THE TRAILING EDGE OF READ-DATA CLOCK PULSES. IT OCCURS ONCE EVERY 1024 CLOCK PULSES TO INDICATE THAT A COMPLETE BUFFER HAS BEEN FILLED. THE FILL REQUEST CIRCUIT WILL BE LEFT IN ITS CLEARED STATE, ONLY IF THE ON-LINE BUFFER IS FULL WHEN THE LAST DATA BIT IS LOADED ONTO IT. IF THE ON-LINE BUFFER IS NOT FULL AFTER THE LAST DATA BIT HAS BEEN TRANSFERRED, THE FILL REQUEST CIRCUIT WILL BE LEFT IN THE ENABLED STATE. THIS CAUSES THE FILL LEAD (FILL) TO GO ACTIVE, REQUESTING THE BUFFER FILL OPERATION WHEN IT IS ENABLED BY THE FILL-ENABLE LEAD. THE FILL-ENABLE LEAD IS DRIVEN ACTIVE BY THE READ CIRCUIT AS IT COMPLETES ITS OPERATION FOR A GIVEN DATA TRANSFER FUNCTION.

THE READ DATA INPUT LEAD (THE DATA OUTPUT FROM THE READ CIRCUIT), IS ENABLED BY THE READ-DATA ENABLE LEAD TO DRIVE THE

READ OUTPUT DATA LEAD. THE READ OUTPUT DATA LEAD TRANSMITS READ DATA TO THE BUFFER CIRCUITS. THE READ DATA LEAD IS ENABLED BY JK16 WHENEVER DATA IS BEING TRANSFERRED THROUGH THE READ CIRCUITS OR FROM THE CRC REGISTER TO THE BUFFER CIRCUIT.




FIGURE 1 - BLOCK DIAGRAM

CIRCUIT DESCRIPTION (CONT)

B. DETAILED DESCRIPTION

WHEN A WRITE OPERATION IS PERFORMED, THE CLOCK SYNC CIRCUIT PERFORMS THE FUNCTIONS OF LATCHING THE PHASE ENCODER CIRCUIT IN ITS INTERRECORD GAP STATE AND SYNCHRONIZING THE 2-PHASE INPUT CLOCK. THE WRITE OPERATION IS INITIALIZED BY A 42ms PULSE ON THE INPUT LEAD, WRITETO. THIS PULSE IS GENERATED BY THE WRITE DELAY CIRCUIT LOCATED ON JK19. THE D-TYPE FLIP-FLOPS, CLKSYN AND CLKEN, HAD BEEN LEFT IN THEIR SET STATES FROM THE PREVIOUS WRITE OPERATION OR INITIALIZATION SEQUENCE. INITIALLY, THE LOW LEVEL AT THE "ZERO" OUTPUT OF CLKEN, DISABLES EN02 AND EN01, PREVENTING CLOCK PULSES WHICH APPEAR ON CLK021 AND CLK011, FROM PROPAGATING THROUGH THE WRITE CIRCUIT. THE HIGH LEVEL AT CLKEN'S "ONE" OUTPUT ENABLES GAPCETO, ALLOWING CLOCK PULSES APPEARING AT THE CLK011 INPUT TO PROPAGATE THROUGH 1STATE1 AND 1STATE0. THESE CLOCK PULSES MAINTAIN A CLEARED STATE AT THE OUTPUT OF THE D-TYPE FLIP-FLOP PHCODE. THE CLEARED STATE OF PHCODE ENSURES A HIGH LEVEL AT THE OUTPUT OF WRDATA0 (INPUT TO THE CTT'S WRITE CIRCUIT). THIS HIGH LEVEL CAUSES THE CTT TO WRITE AN INTERRECORD GAP ONTO THAT PORTION OF TAPE WHICH PASSES UNDER THE WRITE WINDING OF THE CTT'S HEAD, WHILE THE CTT IS WRITE ENABLED.

THE HIGH-GOING TRAILING EDGE OF THE PULSE ON WRITETO TOGGLES CLKSYN TO THE CLEARED STATE, ENABLING SYNCO. THIS ALLOWS CLKEN TO BE TOGGLED TO THE CLEARED STATE AT THE TRAILING EDGE OF THE NEXT PULSE OCCURRING ON CLK021. CLEARING CLKEN DISABLES GAPCETO AND ENABLES EN02 AND EN01. NOTE THAT THE CLOCK PULSES ON CLK021 AND CLK011 ALTERNATE (FIG. 2). THE FIRST CLOCK PULSE TO PROPAGATE THROUGH THE CLOCK SYNC CIRCUIT WILL APPEAR AT THE OUTPUT OF W011. THE OUTPUT PULSES FROM W021 WILL ALTERNATE WITH THOSE FROM W011, UNTIL CLKEN AND CLKSYN ARE SET AT THE END OF THE WRITE OPERATION.

AFTER GAPCETO HAS BEEN DISABLED BY CLEARING CLKEN, THE PHASE ENCODER CIRCUIT WILL ACCEPT ITS 2-PHASE CLOCK INPUT FROM W011 AND W021, AND ITS DATA INPUT FROM THE OUTPUT OF WDATA1. ALL DATA IS TO BE WRITTEN ONTO TAPE, INCLUDING THE PREAMBLE AND POSTAMBLE WILL APPEAR AT THE OUTPUT OF WDATA1. THE OUTPUT OF WDATA1 IS FED DIRECTLY INTO 1STATE1 AND INVERTED BY WDATA0 TO FEED 0STATE0. FOR THE TIMING DIAGRAM OF THE PHASE ENCODER CIRCUIT SEE FIG. 2. NOTICE THAT A "ZERO" IS A LOW-TO-HIGH TRANSITION AT THE WRDATA OUTPUT, AND A "ONE" IS A HIGH-TO-LOW TRANSITION. WRDATA FEEDS THE WRITE DATA INPUT TO THE CTT. TWO CONSECUTIVE "ONES" OR TWO CONSECUTIVE "ZEROS" REQUIRE A PHASE TRANSITION.

AS CAN BE SEEN IN THE TIMING DIAGRAM, THE PHASE ENCODER PERFORMS A LOOK-AHEAD FUNCTION BY GENERATING A PHASE TRANSITION, IF NECESSARY, ON THE PHASE 1 CLOCK PULSE AND A DATA TRANSITION ON THE PHASE 2 CLOCK PULSE FOR EVERY BIT. FOR EXAMPLE, IF THE OUTPUT OF WDATA1 IS HIGH ("ZERO" DATA OUTPUT) 1STATE1 IS ENABLED, AND 0STATE0 IS DISABLED. THE PHASE 1 CLOCK PULSE FOR THAT BIT WOULD APPEAR AT THE OUTPUT OF W011. THIS CLOCK PULSE WOULD PROPAGATE THROUGH 1STATE1, 1STATE0, AND 1STATE0 TO CLEAR PHCODE IF IT IS NOT ALREADY CLEARED. THE CLEARING OF PHCODE DRIVES THE OUTPUT OF WRDATA0 LOW, CREATING A PHASE TRANSITION ON TAPE (ASSUMING THAT PHCODE WAS IN THE SET STATE, OTHERWISE THERE WOULD BE NO CHANGE AT THE OUTPUT OF WRDATA0, INDICATING THAT NO PHASE TRANSITION WAS NECESSARY). THE FOLLOWING PHASE 2 CLOCK PULSE APPEARING AT THE OUTPUT OF W021 WOULD TOGGLE PHCODE TO ITS SET STATE CREATING A LOW-TO-HIGH TRANSITION AT THE OUTPUT OF WRDATA. PHCODE'S "ZERO" OUTPUT IS TIED TO ITS DATA INPUT, SO THAT ANY PULSE FROM W021 WILL ALWAYS TOGGLE IT. IF A "ONE" IS TO BE WRITTEN THE OUTPUT OF WDATA WILL BE AT A LOW LEVEL, ENABLING 0STATE0 AND DISABLING 1STATE1. THE PHASE 1 CLOCK PULSE WOULD PROPAGATE THROUGH 0STATE0, TO SET PHCODE IF IT IS NOT ALREADY SET (CREATING A PHASE TRANSITION IF IT IS NECESSARY). THE FOLLOWING PHASE 2 CLOCK PULSE WILL CLEAR PHCODE CREATING A HIGH-TO-LOW TRANSITION AT THE OUTPUT OF WRDATA0. THIS TRANSITION WRITES THE "ONE" ONTO TAPE.

THE PREAMBLE/POSTAMBLE GENERATOR CIRCUIT SUPPLIES DATA FOR WRITING THE PREAMBLE AND POSTAMBLE AND PROVIDES CONTROL FOR THE OUTPUT CLOCK TO THE BUFFER CIRCUITS. WHEN A WRITE OPERATION IS INITIATED, THE 42ms PULSE ON THE WRITETO LEAD MAINTAINS A CLEARED STATE ON THE 4-BIT COUNTER PRP0CT, AND THE TWO D-TYPE FLIP-FLOPS, XCARRY AND STPCLK. THE LOW LEVEL AT THE "1" OUTPUT OF XCARRY DISABLES XCARRY, AND THE LOW LEVEL ON THE CARRY OUTPUT OF PRP0CT DISABLES CARRYO. THE HIGH OUTPUTS FROM CARRYO AND XCARRY LEAVE THE OUTPUT OF ENMCLK1 AT A LOW LEVEL. THIS LOW LEVEL DISABLES CLOCK PULSES WHICH WOULD PASS THROUGH WSTPO, P0STPO, AND WCLKO. IT MAINTAINS A SET STATE AT THE OUTPUT OF THE D-TYPE FLIP-FLOP DST0P AND IT DRIVES THE OUTPUT OF ENMCLK0 HIGH ENABLING C0UNTO. THIS LOW LEVEL ALSO DRIVES THE OUTPUT OF DSTP1 HIGH, HOLDING DSTPO AT A LOW LEVEL. THE LOW LEVEL FROM DSTPO MAINTAINS A SET STATE AT THE OUTPUT OF THE D-TYPE FLIP-FLOP ENDATA. THE LOW "ZERO" OUTPUT OF ENDATA DISABLES ENSC0TO. WITH ENSC0TO DISABLED, THE LOW OUTPUT FROM ENMCLK1 WILL MAINTAIN A HIGH LEVEL ("ZERO" DATA STATE) AT THE OUTPUT OF WDATA1. AS WRITETO RETURNS TO A HIGH LEVEL AND CLOCK PULSES BEGIN TO APPEAR AT THE OUTPUT OF W011 AND W021, THE CARRY OUTPUT OF PRP0CT WILL REMAIN AT A LOW LEVEL THROUGH THE FIRST 15 CLOCK PULSES FROM W011. SEE FIG. 3 FOR ALL WRITE TIMING. THE CLOCK PULSES FROM W011 WILL PROPAGATE THROUGH THE ENABLED C0UNTO, C0UNTI, AND C0CLKO TO CLOCK PRP0CT. THE CARRY OUTPUT OF PRP0CT DOES NOT GO HIGH UNTIL THE TRAILING EDGE OF THE FIFTEENTH CLOCK PULSE. THIS LOW LEVEL AT THE CARRY OUTPUT OF PRP0CT HAS HELD THE OUTPUT OF WDATA1, THE DATA INPUT TO THE PHASE ENCODER CIRCUIT, AT A HIGH LEVEL THROUGH THE 15 CLOCK PULSES, ALLOWING THE PHASE ENCODER TO TRANSMIT 14 "ZEROS" TO THE CTT'S WRITE CIRCUITS. THE PHASE TRANSITION FOR THE FIFTEENTH "ZERO" WAS TRANSMITTED ON THE LAST CLOCK PULSE. THIS LEAVES PHCODE IN ITS CLEARED STATE WHICH WILL ALLOW THE FOLLOWING CLOCK PULSE FROM W021 TO WRITE THE FIFTEENTH "ZERO" ONTO TAPE.

THE TRAILING EDGE OF THE FIFTEENTH CLOCK PULSE FROM W011 DRIVES THE CARRY OUTPUT OF PRP0CT HIGH. THE LOW LEVEL WHICH HAD REMAINED AT THE "ONE" OUTPUT OF STPCLK HAS HELD THE OUTPUT OF STPCLK1 HIGH. THE HIGH LEVEL AT THE OUTPUT OF STPCLK1 AND AT THE CARRY OUTPUT OF PRP0CT WILL CREATE A LOW LEVEL AT THE OUTPUT OF CARRYO DRIVING ENMCLK1 TO A HIGH LEVEL. THE HIGH LEVEL AT THE OUTPUT OF ENMCLK1 DRIVES ENMCLK0 LOW, DISABLING CLOCK PULSES TO PRP0CT. IT REMOVES THE LOW LEVEL AT THE SET INPUT TO ENDATA AND DST0P.

THIS HIGH LEVEL ALSO REMOVES ONE INHIBIT TO WCLKO AND ALLOWS THE OUTPUT OF WDATA1 TO GO LOW ("ONE" DATA STATE). THE SIXTEENTH CLOCK PULSE FROM W011 LOADS THE "ONE" INTO THE PHASE ENCODER CIRCUIT AND ITS TRAILING EDGE CLEARS ENDATA. THE HIGH LEVEL AT THE "ZERO" OUTPUT OF ENDATA ENABLES ENSC0TO. THIS ALLOWS DATA FROM THE BUFFER CIRCUITS, APPEARING ON THE S00TO INPUT LEAD, TO FLOW THROUGH S00TO, S00T1 AND ENSC0TO TO THE INPUT OF WDATA1. THE "ONE", THE LAST BIT OF THE PREAMBLE, HAS ALREADY BEEN LOADED INTO THE PHASE ENCODER CIRCUIT. THE STATE OF S00TO, WHICH IS UNKNOWN, IS NOT OBSERVED UNTIL THE NEXT CLOCK PULSE FROM W011. THE SIXTEENTH CLOCK PULSE FROM W021 TOGGLES PHCODE TO COMPLETE THE WRITING OF THE PREAMBLE (15 "ZEROS" FOLLOWED BY A SINGLE "ONE") ONTO TAPE. THE READER SHOULD NOTE THAT THE D-TYPE FLIP-FLOP W01NE WAS LEFT IN THE CLEARED STATE AFTER THE PREVIOUS WRITE OPERATION OR INITIALIZATION SEQUENCE. THE LOW LEVEL AT ITS "ONE" OUTPUT KEEPS ENSTPO DISABLED. INHIBITING THE CLEARING OF DST0P. THIS MEANS THAT WCLKO IS ENABLED AT THE SIXTEENTH CLOCK PULSE FROM W021 ALLOWING THAT TO BE THE FIRST WRITE CLOCK PULSE TO PROPAGATE THROUGH R/WCLK1 AND BSHPO. THE OUTPUT OF BSHPO (BSHPO) IS THE CLOCK LEAD TO THE BUFFER CIRCUITS. (THE BUFFER CIRCUITS MUST BE Clocked BEFORE THE FIRST DATA BIT APPEARS ON THE S00TO INPUT LEAD.) FROM THIS POINT, DATA THAT IS Clocked FROM THE BUFFER CIRCUITS BY THE BSHPO OUTPUT WILL BE WRITTEN ONTO TAPE.

WHEN A READ OPERATION IS BEING PERFORMED, THE WENAO INPUT WILL BE AT A HIGH-LEVEL ENABLING ENRSP0. WENAO IS THE ZERO OUTPUT OF THE WRITE FLIP-FLOP LOCATED ON JK16. READ-CLOCK PULSES, GENERATED BY THE READ CIRCUIT, WILL APPEAR ON THE RSP1 INPUT LEAD. THESE CLOCK PULSES WOULD ALSO PROPAGATE THROUGH R/WCLK1 AND BSHPO TO SHIFT DATA TO THE BUFFER CIRCUITS.

A WRITE OPERATION CAN ONLY BE ENDED JUST AFTER A GIVEN BUFFER OF THE BUFFER CIRCUITS HAS BEEN EMPTIED. THIS IS ACCOMPLISHED BY ISSUING A SET WRITE-STOP COMMAND TO THE CTT. ISSUING THIS COMMAND GENERATES A PULSE AT THE OUTPUT OF THE CTT'S COMMAND DECODER, LOCATED ON JK16. THIS PULSE WILL APPEAR ON THE SMTSTPCO INPUT LEAD. SETTING THE OUTPUT OF WST0P1 TO A HIGH LEVEL. WST0P1 AND WST0P0 MAKE UP A S-R FLIP-FLOP WHICH CAN BE RESET BY ISSUING A RESET WRITE-STOP COMMAND WHICH ALSO GENERATES A PULSE AT THE OUTPUT OF THE COMMAND DECODER. THIS PULSE WOULD APPEAR AT THE R0TSTPCO INPUT AND RESET THE OUTPUT OF WST0P1 TO A LOW STATE. A PULSE WILL APPEAR ON THE BACRO LEAD AT THE END OF EACH BUFFER OF DATA (NORMALLY 1024 BITS) FROM THE BUFFER CIRCUITS. THIS PULSE, WHICH APPEARS AT THE TRAILING EDGE OF THE PULSE TRANSMITTED OVER THE BSHPO LEAD, WILL SET W01NE IF WST0P1 IS AT A HIGH LEVEL. THE HIGH LEVEL AT THE "ONE" OUTPUT OF W01NE WILL ENABLE ENSTPO. AT THIS POINT, THE LAST BIT OF DATA FROM THE BUFFER CIRCUITS IS AT THE OUTPUT OF WDATA1 WHICH HAS NOT BEEN LOADED ONTO THE PHASE ENCODER CIRCUIT. THE FOLLOWING CLOCK PULSE FROM W011 LOADS THE LAST DATA BIT INTO THE PHASE ENCODER AND TOGGLES DST0P TO ITS CLEARED STATE. THE CLEARED STATE OF DST0P ENABLES P0STPO, DISABLES WCLKO, AND FORCES A LOW STATE AT THE OUTPUT OF DSTPO TO SET ENDATA. DISABLING WCLKO INHIBITS ALL CLOCK PULSES TO THE BUFFER CIRCUITS AND SETTING ENDATA DISABLES ENSC0TO, INHIBITING THE BUFFER DATA INPUT FROM S00TO. BY DISABLING THE BUFFER DATA INPUT, THE OUTPUT OF WDATA1 GOES LOW SINCE ENMCLK1 IS HIGH. THE NEXT CLOCK PULSE FROM W021 CLOCKS THE LAST DATA BIT, WHICH WAS STORED IN THE PHASE ENCODER ONTO TAPE. THE LOW LEVEL ("ONE" DATA STATE) AT THE OUTPUT OF WDATA1, IS NOW Clocked INTO THE PHASE ENCODER BY THE NEXT PULSE FROM W011. THIS IS THE FIRST BIT OF THE POSTAMBLE (A "ONE" FOLLOWED BY 15 ZEROS). THIS CLOCK PULSE PROPAGATES THROUGH P0STPO TO SET STPCLK, WHICH DRIVES THE OUTPUT OF STPCLK1 LOW AT THE TRAILING EDGE OF THE PULSE. NOTICE THAT THE LOW GOING PULSE AT THE OUTPUT OF P0STPO IS ALSO AN INPUT TO STPCLK1. THIS WAS DONE SO THAT THE LOW LEVEL WOULD REMAIN AT THE OUTPUT OF WDATA1 UNTIL THE PULSE FROM W011 WAS COMPLETED, ALLOWING PROPER LOADING OF THE PHASE ENCODER CIRCUIT.

THE PULSE AT THE OUTPUT OF P0STPO ALSO PROPAGATES THROUGH C0UNTI AND C0CLKO TO TOGGLE PRP0CT TO ITS "ZERO" STATE, REMOVING THE HIGH LEVEL OF ITS CARRY OUTPUT. THE LOW CARRY OUTPUT OF PRP0CT CREATES A HIGH OUTPUT FROM CARRYO ALLOWING THE OUTPUT OF ENMCLK1 TO GO TO A LOW STATE. THE LOW OUTPUT OF ENMCLK1 DRIVES THE OUTPUT OF ENMCLK0 HIGH, ENABLING C0UNTO. IT SETS DST0P WHILE MAINTAINING A DISABLED STATE AT THE INPUT TO WCLKO AND THE SET STATE AT THE OUTPUT OF ENDATA. IT ALSO DRIVES THE OUTPUT OF WDATA1 TO A HIGH-LEVEL ("ZERO" DATA OUTPUT). THE LOW LEVEL AT THE OUTPUT OF STPCLK1 DISABLES CARRYO AND DRIVES THE OUTPUT OF ENCR1 TO A HIGH-LEVEL ENABLING XCARRY. THE NEXT CLOCK PULSE FROM W021 CLOCKS THE "ONE" FROM THE PHASE ENCODER ONTO TAPE (FIRST BIT OF THE POSTAMBLE). THE OUTPUT OF WDATA1 REMAINS HIGH ("ZERO" DATA STATE) THROUGH THE NEXT 15-CLOCK PULSES FROM W011. THIS EFFECTIVELY ALLOWS THE WRITING OF 14 "ZEROS" ONTO TAPE AND LEAVES THE LAST "ZERO" OF THE POSTAMBLE STORED IN THE PHASE ENCODER CIRCUIT. NOTICE THAT DURING THIS PERIOD C0UNTO WAS ENABLED, ALLOWING CLOCK PULSES FROM W011 TO PROPAGATE TO THE CLOCK INPUT OF PRP0CT. THE CARRY OUTPUT OF PRP0CT WENT HIGH 2 CLOCK PULSES EARLIER, ALLOWING THE LAST CLOCK PULSE

FROM W011 TO TOGGLE XCARRY TO ITS SET STATE. THE HIGH LEVEL AT THE "ONE" OUTPUT OF XCARRY DRIVES THE OUTPUT OF XCARRYO LOW, FORCING THE OUTPUT OF ENMCLK1 HIGH. THE HIGH OUTPUT OF ENMCLK1 ENABLES WSTPO SO THAT THE NEXT CLOCK PULSE FROM W021, WHICH WRITES THE 15TH "ZERO" OF THE POSTAMBLE ONTO TAPE, WILL PROPAGATE THROUGH IT. THIS PULSE PROPAGATES THROUGH CLKSTP1 AND CLKSTPO TO SET CLKEN AND CLKSYN, THEREBY, ENDING THE CLOCK INPUT TO THE WRITE CIRCUIT. IT TOGGLES STPCLK BACK TO ITS CLEARED OR INITIAL STATE AND IS FED INTO THE STOP CIRCUIT DESCRIBED BELOW. WHEN THE READ WINDING OF THE CTT REACHES THE END OF THE DATA JUST WRITTEN, THE STOP CIRCUIT WILL GENERATE A PULSE WHICH WILL CLEAR W01NE.

THE STOP CIRCUIT WILL GENERATE A 40ms LOW GOING PULSE ON THE ST0PPAO AND ST0PPO LEADS, IF ANY OF THE INPUTS TO STPTRIG1 ARE DRIVEN LOW. A LOW INPUT TO STPTRIG1 DRIVES THE OUTPUT OF STPTRIG0 LOW TRIGGERING THE MONOPULSER, ST0P0. THE "ZERO" OUTPUT OF ST0P0 PULSES LOW FOR 40ms AND ITS "ONE" OUTPUT FORCES THE OUTPUT OF ST0PPO LOW FOR 40ms. THE OUTPUT ON THE ST0PPAO LEAD INITIALIZES ALL CIRCUITS LOCATED ON JK18 TO THEIR STOP STATE. IT CLEARS THE D-TYPE FLIP-FLOPS. BL0CK AND W01NE, RESETS THE SR FLIP-FLOP WST0P1/WST0P0 TO A LOW OUTPUT FROM WST0P1, SETS THE D-TYPE FLIP-FLOP, BLKSTP, AND PROPAGATES THROUGH CLKSTP1 AND CLKSTPO TO SET CLKSYN AND CLKEN. THE PULSE ON ST0PPAO ALSO DISABLES THE INPUTS TO ST0P0P WHILE IT IS ACTIVE. THE PULSE ON THE ST0PPO LEAD IS USED TO INITIALIZE ALL OTHER CIRCUITS OF THE CTT TO THEIR STOP STATES. ST0P0 IS ALSO TRIGGERED WHEN A TDC INITIALIZE COMMAND IS ISSUED. THIS COMMAND CAUSES CIRCUITS, WHICH ARE LOCATED ON JK16, TO PULSE THE INITBO LEAD.

IF THE CTT IS IN ANY MOTION STATE OTHER THAN REWIND, EITHER THE F0DO OR REV0 LEAD WILL BE HELD AT A LOW LEVEL BY CIRCUITS ON JK16. A LOW LEVEL ON F0DO OR REV0 WILL CREATE A HIGH OUTPUT FROM W01T01 ENABLING ERST0P0. A LOW SIGNAL ON B0FLO, C0RC0, OR R0DING0 WILL DRIVE THE OUTPUT OF ENCR0D1 HIGH, CREATING A LOW OUTPUT FROM ERST0P0 WHEN IT IS ENABLED. THE LOW OUTPUT FROM ERST0P0 DRIVES AN INPUT TO STPTRIG1 LOW, CREATING A TRIGGER INPUT TO ST0P0. B0FLO GOES LOW WHENEVER THERE IS AN OVERFLOW (ERROR) CONDITION IN THE BUFFER CIRCUITS. C0RC0 IS DRIVEN LOW BY THE CRC CIRCUIT (LOCATED ON JK17) WHENEVER A CRC ERROR IS DETECTED. R0DING0 IS DRIVEN LOW BY THE CTT WHENEVER THE CTT ENTERS A REWIND SEQUENCE. A LOW LEVEL ON THE F0DO LEAD WILL DRIVE THE OUTPUT OF F0D1 HIGH, ENABLING E0TST0P0. WHILE E0TST0P0 IS ENABLED, A LOW LEVEL ON THE TTE0TAO LEAD WILL DRIVE THE OUTPUT OF E0T01 HIGH, FORCING THE OUTPUT OF E0TST0P0 LOW. THIS LOW OUTPUT IS FED INTO STPTRIG1 TO TRIGGER ST0P0. TTE0TAO IS DRIVEN LOW BY THE CTT WHEN THE PHYSICAL END OF TAPE IS DETECTED. A LOW ON REV0 DRIVES THE OUTPUT OF REV1 HIGH, ENABLING R0TST0P0. A LOW LEVEL ON THE TTB0TAO LEAD WILL PRODUCE A HIGH-OUTPUT FROM TTB0T1 DRIVING THE OUTPUT OF R0TST0P0 LOW WHEN IT IS ENABLED. THIS LOW IS FED INTO STPTRIG1 TO TRIGGER ST0P0. TTE0TAO IS DRIVEN LOW BY THE CTT WHEN THE PHYSICAL BEGINNING OF TAPE IS DETECTED. THE ISSUING OF A STOP-COMMAND TO THE CTT WILL GENERATE A LOW-GOING PULSE AT THE OUTPUT OF THE CTT'S COMMAND DECODER LOCATED ON JK16. THIS PULSE, WHICH WILL APPEAR ON THE ST0P0C INPUT LEAD, WILL CREATE A HIGH-GOING PULSE AT THE OUTPUT OF MTSTP1. THE PULSE AT THE OUTPUT OF MTSTP1 WILL PROPAGATE THROUGH STP0RTO, CLKSTP1, AND CLKSTPO TO SET CLKSYN AND CLKEN. IF THE CTT IS IN THE MAINTENANCE MODE, MAINT1 WILL BE AT A HIGH LEVEL ALLOWING THE PULSE FROM MTSTP1 TO PROPAGATE THROUGH MTCST0P0. THE LOW-GOING PULSE, WHICH WILL APPEAR AT THE OUTPUT OF MTCST0P0, IS FED INTO STPTRIG1 TO TRIGGER ST0P0. A PULSE ON THE ST0P0C LEAD WILL ALSO SET THE OUTPUT OF STC0D1 TO A HIGH STATE. STC0D1 AND STC0D0 MAKE UP A SR FLIP-FLOP. THE HIGH OUTPUT FROM STC0D1 IS FED INTO CMSTPO WHOSE OUTPUT WILL GO LOW WHEN IT IS ENABLED BY A HIGH LEVEL ON BOTH, M0D0 AND THE "ZERO" OUTPUT OF THE D-TYPE FLIP-FLOP, BL0CK. THIS LOW OUTPUT FROM CMSTPO IS FED INTO STPTRIG1 TO TRIGGER ST0P0. BL0CK, WHICH IS PART OF THE I0G STOP ENABLE CIRCUIT, IS IN A CLEARED STATE (HIGH LEVEL AT ITS "ZERO" OUTPUT) UNLESS THE CTT IS IN A READ, WRITE, OR READ-A-BLOCK MODE. THE PULSE ON WSTPO, WHICH OCCURS AT THE END OF A WRITE OPERATION HAS THE SAME EFFECT AS A PULSE ON THE ST0P0C LEAD.

IF A COMMAND IS ISSUED TO THE CTT TO WRITE, READ-A-BLOCK, OR BACK-SPACE, A LOW GOING PULSE WILL APPEAR ON THE WRITETO, THE R0BLK0, OR THE BKSPACE INPUT LEAD, RESPECTIVELY. THIS PULSE WHICH IS GENERATED AT THE OUTPUT OF THE CTT COMMAND DECODER, WILL PROPAGATE THROUGH SBL0CK1 AND TRIGGER DDINH. A 30ms LOW GOING PULSE WILL APPEAR AT THE "ZERO" OUTPUT OF DDINH. THIS PULSE WILL SET BL0CK, WHICH IS ALWAYS LEFT IN THE CLEARED STATE AT THE END OF A CTT OPERATION. THE SET STATE OF BL0CK CREATES A LOW LEVEL AT THE OUTPUT OF BL0CK0 AND A HIGH LEVEL AT THE OUTPUT OF BL0CK1. THESE TWO OUTPUTS DRIVE THE STATUS CIRCUITRY LOCATED ON JK16. THE HIGH LEVEL

AT THE "ZERO" OUTPUT OF BL0CK, DISABLES CMSTPO. THE ISSUING OF ANY ONE OF THE THREE COMMANDS MENTIONED ABOVE CAUSES THE CTT TO MOVE TAPE IN EITHER THE FORWARD OR REVERSE DIRECTION AT READ/WRITE SPEED. AS DATA BEGINS TO CROSS THE READ WINDING OF THE CTT'S HEAD, THE DATA DETECT LEAD M0D0 WILL BE DRIVEN TO A LOW LEVEL BY THE CTT. WHEN THE READ WINDING REACHES THE NEXT I0G, M0D0 WILL GO TO A HIGH LEVEL. Toggling BL0CK TO ITS CLEARED STATE. THE CLEARING OF BL0CK, WHICH CREATES A LOW-TO-HIGH TRANSITION ON ITS "ZERO" OUTPUT, WILL ENABLE CMSTPO AND TOGGLE THE D-TYPE FLIP-FLOP BLKSTP TO ITS CLEARED STATE. THE LOW LEVEL AT THE "ONE" OUTPUT OF BLKSTP IS FED INTO STPTRIG1 CAUSING ST0P0 TO BE TRIGGERED.

FILLST1 AND FILLST0 MAKE UP A SR FLIP-FLOP. THIS FLIP-FLOP INDICATES WHETHER A FILL OPERATION IS REQUIRED AFTER DATA IS TRANSFERRED FROM THE READ CIRCUITS TO THE BUFFER CIRCUITS. THE READER SHOULD REFER TO THE GENERAL DESCRIPTION FOR MORE DETAILS ON THE REQUIREMENT OF A FILL OPERATION. AS DATA IS SHIFTED TO THE BUFFER CIRCUITS, THE SHIFT PULSES WILL APPEAR ON THE SHCR1 INPUT LEAD. WENAO IS ALWAYS AT A HIGH LEVEL WHEN THE CTT IS NOT IN THE WRITE MODE. THIS HIGH LEVEL ENABLES ENFILL0 ALLOWING THE CLOCK PULSES ON SHCR1 TO APPEAR AT THE INPUT OF FILLST1. EACH OF THESE CLOCK PULSES WILL LEAVE THE OUTPUT OF FILLST1 IN A HIGH-STATE. FILLST1 IS Toggled TO A LOW-STATE EACH TIME A PULSE OCCURS ON THE BACRO LEAD. A PULSE OCCURS ON THE BACRO LEAD EACH TIME A 1024-BIT BUFFER (ON JK13) HAS BEEN FILLED. IF THE LAST CLOCK PULSE ON THE SHCR1 LEAD IS NOT FOLLOWED BY A PULSE ON THE BACRO LEAD, THE OUTPUT OF FILLST1 WILL BE LEFT IN A HIGH STATE AT THE END OF THE DATA TRANSFER SEQUENCE. INDICATING THE ON-LINE BUFFER IS NOT FULL. AS THE READ CIRCUITS COMPLETE THEIR OVERHEAD TASKS, THEY WILL DRIVE THE FILEN01 LEAD HIGH, ENABLING FILL0. THE HIGH LEVEL AT THE OUTPUT OF FILL0 AND FILL0A WILL THEN MAINTAIN A LOW LEVEL AT THE OUTPUT OF FILL0 AND FILL0A UNTIL A PULSE OCCURS ON THE BACRO LEAD. THE LOW LEVEL ON THE FILL0 LEAD IS A FILL REQUEST TO THE BUFFER CIRCUITS. WHEN THE ON-LINE BUFFER IS FULL, THE BACRO LEAD WILL BE PULSED LOW, SETTING FILLST1 TO A LOW STATE. IT IS REMOVES THE LOW LEVEL AT THE OUTPUT OF FILL0 AND FILL0A. FILLST1 CAN ALSO BE SET TO A HIGH STATE BY ISSUING A STOP OR TDC INITIALIZE COMMAND TO THE CTT, CREATING A PULSE ON THE ST0P0C OR INITBO LEAD, RESPECTIVELY.

THE NAND GATE, S0IND0 BUFFERS DATA FROM THE REAC CIRCUITS. THE DATA APPEARS ON THE R0D0T1 LEAD AND IS ENABLED THROUGH S0IND0 BY A HIGH LEVEL ON THE ENRD1 LEAD. ENRD1 IS DRIVEN TO A HIGH LEVEL BY THE READ FLIP-FLOP, LOCATED ON JK16, WHEN THE CTT IS IN A DATA TRANSFER MODE. THE OUTPUT OF S0IND0 IS THE DATA TRANSFER LEAD TO THE BUFFER CIRCUITS.




FIGURE 2 - PHASE ENCODING

JK18 CIRCUIT PACK

②

CPS - JK18
SHEET 7BELL TELEPHONE LABORATORIES
INCORPORATED

6S

PRINTED U.S.A.

