

SHEET INDEX

CONTENTS	SHEET NO.	SHEET ISSUE
SHEET INDEX SYMBOL MANUFACTURING REFERENCES NOTES USED-ON TABLE CURRENT DRAIN RECORD OF CHANGES	1	5
CIRCUIT SCHEMATIC	2	5
COMPONENT LIST	4	5
CIRCUIT DESCRIPTION	5	3
	6	5

RECORD OF CHANGES

DWG ISS	PREV FURN	STD	MFR DISC	SEE NOTE

NOTES:


- GROUND RETURN
- UNLESS OTHERWISE SPECIFIED:
RESISTANCE VALUES ARE IN OHMS
CAPACITANCE VALUES ARE IN MICROFARADS
VALUES PRECEDED BY THE SYMBOL + (PLUS)
OR - (MINUS) ARE IN VOLTS
- BATTERY AND GROUND TERMINALS FOR
INTEGRATED CIRCUITS

IC CODE	VCC TERM.	GRD TERM.
41AE	16	7,8
41BP	16	8
41BR	16	7,8
41CA	16	8
41CC	16	7,8
41CJ	16	8
41DL	16	8
41U	16	8
41W	16	8
41BD	9	16

- BATTERY AND GROUND TERMINALS FOR
THIS CIRCUIT PACK ARE AS FOLLOWS:

FUNCTION	TERMINAL
+5	119,000
GRD	319,200

- HORIZONTAL MOUNTING CENTERS AT 1.00 INCH.
- INTEGRATED CIRCUIT LOCATION GUIDE:
(COMPONENT SIDE SHOWN).



UNNUMBERED COMPONENTS ARE FILTER CAPACITORS

SYMBOL				TAPE UNIT CONTROLLER, BD D ELEMENT IDENT			
TERM MOD	FUNCT	TERM	LOC	TERM MOD	FUNCT	TERM	LOC
CARTWEO	I	201	2A3	TIMBO	Ø	115	3H7
CRCERO	I	114	2A2	TTRDY1	Ø	302	2H4
DATDETO	I	219	3A7	WAIYO	Ø	100	2H3
DDINHO	I	014	3A7	WRITEPO	Ø	109	2G9
FWDO	I	008	3A3	BØTSTAT1	ØI	107	3H3
GPRO	I	108	2A3	ØBTSTAT1	ØI	111	3H3
INITBO	I	112	2A2	INFO60	ØI	311	2H3
LPEWC	I	300	3A2	INFO70	ØI	2C	2H4
MAINT1	I	316	3A8	LPEW1	ØI	001	3H2
				SSTAT1	ØI	312	2H1
ROADJO	I	205	3A8	+5	P	000	3H4
RWDINGAO	I	019	3A2	+5	P	119	3H4
SSTO	I	117	2A0	GRD	G	200	3H6
STREQCO	I	105	2A0				
TIMAO	I	118	3A6	GRD	G	319	3H6
TØRO	I	018	3A6				
TTMSTPO	I	216	2A0				
TTRDYO	I	301	2A4				
TUCCØDEO	I	206	2A1				
TUCRC1	I	015	2A1				
WRITEC	I	110	2A6				
CLKØ11	Ø	011	2H5				
CLKØ21	Ø	016	2H6				
ERO	Ø	006	2H2				
GFO	Ø	303	2H4				
INFO80	Ø	214	3H4				
INFO90	Ø	315	3H6				
INF100	Ø	317	3H6				
INF110	Ø	017	3H8				
INF120	Ø	217	3H8				
INF130	Ø	218	3H1				
INF140	Ø	013	3H3				
INF150	Ø	012	3H0				
LBEN1	Ø	101	2H2				
MANENO	Ø	009	3H0				
MØDO	Ø	113	3H5				
PSTAT1	Ø	106	2H1				
RØYO	Ø	007	2H2				
RWDINGØØ	Ø	010	3H2				
SYNCO	Ø	306	2H0				

SYSTEM USED ON	DESIGN CONTROL
COMMON SYSTEMS	IH

SUPPORTING INFORMATION

CATEGORY	NO.
CIRCUIT PACK CODE	JK19
CONNECTOR ON FRAME	947A OR 947C
ACCEPTABLE SERIES	6

CURRENT DRAIN: 405ma

SHEET INDEX NOTES

- WHEN CHANGES ARE MADE IN THIS DRAWING ONLY THOSE SHEETS AFFECTED WILL BE REISSUED.
- THIS SHEET INDEX WILL BE REISSUED AND BROUGHT UP TO DATE EACH TIME ANY SHEET OF THE DRAWING IS REISSUED, OR A NEW SHEET IS ADDED.
- THE ISSUE NUMBER ASSIGNED TO A CHANGED OR NEW SHEET WILL BE THE SAME ISSUE NUMBER AS THAT OF THE FIRST SHEET.
- SHEETS THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NUMBER.
- THE LAST ISSUE NUMBER OF THE FIRST SHEET INDEX IS RECOGNIZED AS THE LATEST ISSUE NUMBER OF THE DRAWING AS A WHOLE.

NOTICE- NOT FOR USE OR DISCLOSURE OUTSIDE THE BELL SYSTEM EXCEPT UNDER WRITTEN AGREEMENT.

ISSUE
5A

1N98
JK19 CIRCUIT PACK
CARTRIDGE TAPE TRANSPORT CONTROLLER, BOARD D
CIRCUIT


AT&TCO
STANDARD

2
CPS-JK19
6 SHEETS


BELL TELEPHONE LABORATORIES
INCORPORATED

65

CARTRIDGE TAPE TRANSPORT CONTROLLER
BOARD D



CARTRIDGE TAPE TRANSPORT CONTROLLER
BOARD D



5A

JX19 CIRCUIT PACK

BELL TELEPHONE LABORATORIES
INCORPORATED

CPS-JK19
SHEET 3
PRINTED IN U.S.A.

COMPONENT LIST

INTEGRATED CIRCUIT

LOC CODE ELEM ID	IC1 41CA		IC2 41CA		IC3 41CA		IC4 41CA		IC5 41BP		IC6 41U		IC7 41BR		IC8 41BP		IC9 41BD		IC10 41W		IC11 41U		IC12 41AE	
	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC								
A	INF1300	3G1	INFO900	3G6	SYNCO	2F0	GPO	2G4	RWDING1	3B2	MFDDO	3D7	EW1	3C4	LBEN1	2G2			ER1	2D2	WDCNTB0	2A6	B0TSTAT0	3D2
B	INF1200	3G8	INFO800	3G4	DDO	3C8	INFO70	2G4	TIM1	3B6	RPLYO	2C0	SSTAT1	2F1	SST1	2B0	MRDDO	3E5	WRITEP0	2E9	WRITEP1	2D9	E0TSTAT1	3D4
C	INF1100	3G8	INF1500	3G0	ERO	2F2	INFO60A	2G3	T0R1	3B6	SYNC1	2D0	PSTAT1	2F1	TTROY1	2B4			READYO	2D2	STAT1	2E0		
D	INF1000	3G6	INF1400	3G3	RDYO	2F2	WAITO	2G3	DATDLT1	3B7	LP1	3C3	WAIT1	2D3	LPEW1	3B2			RDY1	2E2	STATO	2E1		
E									MDDO	3G5					CARTWE1	2B3								
F									TIMBO	3G7					TTMSTP1	2E0								
G									RWDINGO	3C2					HILEVL1	2B5								

LOC CODE ELEM ID	IC13 41DL		IC14 41AE		IC15 41BP		IC16 41AE		IC17 41CC		IC18 41CC		IC19 41CJ		IC20 41CC		IC21 41		IC22 41CJ		IC23 41CJ	
	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC														
A	DIVCLK	2C5	DAD0R	2B1	GPR1	2B3	FWDBO	3A4	CLK02	2E6	CLK01	2E5	WDCTR1	2C6	GPP	2E4	INFO6B0	2G0	WDCTR2	2C7	WDCTR3	2C9
B			MANEN1	3D0	LBEN0	2E2	SPARE 3										MDD1	3F5				
C					FWD1	3A3											SPARE1					
D					FWDAO	3B3											SPARE2					
E					INFO6C1	3B0																
F					MANENC	3G0																
G					GPP0	2D1																

CAPACITOR

DESIG	CODE
C1	KS-20813 L2,50.5PF
C2,C3	KS-20813 L4,316PF
[4]C4-C7	601A,5
C8	KS-20300 L1,0.15
[15]C9-C23	KS-21901 L1,0.1

CLOCK OSCILLATOR

DESIG	CODE
Y1A	103A 768,000KHZ

RESISTOR

DESIG	CODE
R1,R2	KS-20616 L1A,2200
[4] R3-R5,R13	KS-20616 L1A,10KΩ
[6] R6-R11	KS-20616 L1A,2,2KΩ
R12	KS-20616 L1A,162KΩ

ISSUE 5A

JK19 CIRCUIT PACK		6S	CPS-JK19 SHEET 4 PRINTED U.S.A.
BELL TELEPHONE LABORATORIES INCORPORATED			

READ TO 1100 370 40001

P/O CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

A. FUNCTIONAL DESCRIPTION

JK19 IS ONE OF THE FOUR BOARDS WHICH MAKE UP THE CARTRIDGE TAPE TRANSPORT CONTROLLER (CTTC). THIS BOARD CONTAINS MOST OF THE HANDSHAKING LOGIC, THE 2-PHASE WRITE CLOCK, WRITE DELAY TIMING, AND MOST OF THE SECONDARY STATUS OUTPUTS. A BLOCK DIAGRAM OF JK19 IS SHOWN IN FIG. 1.

THE CTTC ADDRESS LATCH ENABLES THE SPI AND BT HANDSHAKING LOGIC WHENEVER THE SERIAL PERIPHERAL INTERFACE (SPI) TRANSMITS A COMMAND TO THE CTTC. IT MAINTAINS THE ENABLE STATE UNTIL A COMMAND IS ISSUED FROM THE SPI WHICH DOES NOT CARRY THE CTTC'S DEVICE CODE, OR A TDC INITIALIZE COMMAND IS ISSUED.

THE SPI AND BT HANDSHAKING LOGIC WHICH IS ENABLED BY THE CTTC ADDRESS LATCH, GENERATES THE PROPER HANDSHAKING SIGNALS WHEN THE CTTC RECEIVES A COMMAND OR A STATUS REQUEST FROM THE SPI. THE SYNCO AND ERO ARE ENABLED, INDICATING TO THE SPI THAT THE COMMAND WAS RECEIVED WHENEVER THE CTTC COMMAND LEAD IS ENABLED. SYNCO WILL RETURN TO ITS DISABLED STATE AT THE TRAILING EDGE OF THE COMMAND PULSE. IF THE CRC CIRCUIT LOCATED ON JK17 IS IN AN ERROR CONDITION, THE ERO LEAD WILL REMAIN ENABLED UNTIL THE CTTC IS TAKEN OFF-LINE (THE ADDRESS LATCH IS DISABLED) OTHERWISE, IT RETURNS TO ITS DISABLED STATE AT THE TRAILING EDGE OF THE COMMAND PULSE. WHEN THE CTTC IS ADDRESS (ON-LINE) AN ACTIVE SIGNAL ON THE STATUS-REQUEST LEAD WILL CAUSE A PULSE ON THE GENERATE-PARITY LEAD, AND ENABLES THE WAITO AND SYNCO LEADS. THE PULSE ON THE GENERATE-PARITY LEAD IS FED TO THE BUS TERMINATOR (BT) CIRCUIT, REQUESTING THAT PARITY BE GENERATED FOR THE 16 BITS OF STATUS INFORMATION THE CTTC HAS LOADED ONTO THE BUS. ENABLING WAITO INDICATES TO THE SPI THAT THE STATUS INFORMATION IS NOT READY. WHEN THE BT CIRCUIT HAS RECEIVED THE STATUS INFORMATION FROM THE BUS, IT WILL GENERATE A PULSE WHICH WILL APPEAR ON THE GENERATE-PARITY REPLY LEAD. THIS PULSE CAUSES THE SPI AND BT HANDSHAKING LOGIC TO DISABLE THE WAITO LEAD AND REMOVE THE STATUS INFORMATION (INFORMATION WHICH WAS LOADED INTO THE BUS BY THE CTTC WHEN THE STATUS REQUEST COMMAND WAS RECEIVED) FROM THE BUS. AT THIS POINT THE BUS WAITO LEAD HAS BEEN ENABLED BY THE BT CIRCUIT. AS SOON AS PARITY IS CALCULATED BY THE BT CIRCUIT, THE CTTC'S STATUS, ALONG WITH PROPER PARITY, WILL BE GATED ONTO THE BUS BY THE BT CIRCUIT. THE WAITO LEAD WILL BE DISABLED, INDICATING TO THE SPI THAT THE INFORMATION IS READY. AS THIS INFORMATION IS RETRIEVED BY THE SPI, THE ACTIVE SIGNAL ON THE STATUS-REQUEST LEAD IS REMOVED CAUSING THE SYNCO LEAD TO BE DISABLED.

THE MANUAL-ENABLE LATCH IS ENABLED WHENEVER THE CTTC RECEIVES A COMMAND WHILE THE MANUAL-ENABLE LEAD (INF060) IS ENABLED. THE OUTPUT OF THE MANUAL-ENABLE LATCH IS FED DIRECTLY TO THE CTT AND ENABLES THE MANUAL PUSHBUTTONS WHEN ACTIVE.

THE STATUS GATING CIRCUIT LOADS CTT STATUS INFORMATION ONTO THE BUS (TO BE ACCEPTED BY THE BT CIRCUIT). WHEN IT IS ENABLED BY A STATUS REQUEST COMMAND, IT ALSO FEEDS OTHER CTTC CIRCUITS WITH OPERATING STATUS INFORMATION, TAPE IN MOTION, DATA DETECT AND REWINDING STATUS.

THE TAPE POSITION STATUS CIRCUIT MAINTAINS A STATUS OF THE POSITION OF THE MAGNETIC TAPE, WITHIN THE TAPE CARTRIDGE. ITS OUTPUTS (INFO80 AND INF140) INDICATE WHETHER THE HEAD IS BETWEEN THE LOAD POINT AND EARLY WARNING MARKERS OR AT EITHER END. DATA SHOULD ONLY BE WRITTEN ONTO TAPE BETWEEN THESE TWO MARKERS.

THE 2-PHASE OSCILLATOR PROVIDES A 2-PHASE CLOCK FOR WRITING DATA ONTO TAPE. THE 2-PHASE CLOCK OUTPUT OPERATES AT 48KHZ GENERATING 1μs CLOCK PULSES FIG. 2. THE OSCILLATOR CLOCK ALSO FEEDS A 96KHZ SQUARE WAVE INTO THE WRITE DELAY CIRCUIT. THE WRITE DELAY CIRCUIT WHEN TRIGGERED BY A WRITE COMMAND, WILL GENERATE A 42.59ms PULSE AT ITS OUTPUT WHICH IS USED TO INITIALIZE THE WRITE CIRCUITS LOCATED ON JK18.




FIGURE 1 - BLOCK DIAGRAM




FIGURE 2 - 2PHASE CLOCK

CIRCUIT DESCRIPTION (CONT)

B. DETAILED DESCRIPTION

IN RESPONSE TO EVERY COMMAND ISSUED BY THE SPI, CIRCUITS LOCATED ON JK16 WILL GENERATE A HIGH-GOING PULSE THAT APPEARS ON THE P/O LEAD. THE PULSES APPEARING ON THIS LEAD WILL ATTEMPT TO TOGGLE THE D-TYPE FLIP-FLOP, DADR, TO ITS CLEARED STATE. CIRCUITS LOCATED ON JK16 GENERATE A LOW-GOING PULSE ON THE TUCODED LEAD WHEN THE COMMAND, ISSUED BY THE SPI, IS DIRECTED TO THE CTC. THIS PULSE WILL ALWAYS LEAVE DADR IN ITS SET STATE. COMMANDS ISSUED TO THE CTC WILL LEAVE DADR IN ITS SET (ON-LINE) STATE AND COMMANDS NOT DIRECTED TO THE CTC, WILL LEAVE DADR IN ITS CLEARED (OFF-LINE) STATE. WHEN A TDC INITIALIZE COMMAND IS ISSUED BY THE SPI, THE CIRCUITS LOCATED ON JK16 WILL GENERATE A LOW-GOING PULSE ON THE INITBO LEAD. THIS PULSE WILL ALWAYS LEAVE DADR IN ITS CLEARED (OFF-LINE) STATE. PULSES ON THE TUCODED LEAD WILL APPEAR ON THE SYNCO LEAD AFTER PROPAGATING THROUGH SYNC1 AND SYNC0. THE LOW-GOING PULSE ON THE SYNCO LEAD IS FED BACK TO THE SPI, INDICATING THAT THE COMMAND WAS RECEIVED BY THE CTC. THE PULSE ON THE TUCODED LEAD ALSO APPEARS ON THE ERJ LEAD AFTER PROPAGATING THROUGH ERI AND ERO. NOTICE THAT THE ONE OUTPUT OF DADR GOES HIGH AT THE LEADING EDGE OF THE TUCODED PULSE, ENABLING ERO. FINALLY, THE TUCODED SIGNAL WHILE AT A LOW LEVEL DISABLES READY. WHEN THE CCT IS IN A READY STATE, ITS READY-STATUS LEAD TTRYO1 WILL BE AT A LOW LEVEL. THIS MAINTAINS A HIGH LEVEL AT THE TTRYO1 INPUT TO READY. IF THE CCT IS IN A READY STATE, THE DISABLING OF READY WILL CREATE A LOW-GOING PULSE WHICH PROPAGATES THROUGH RY01 AND RY02. THE SSTD LEAD IS DRIVEN LOW BY THE SPI TO GET EACH COMMAND REPLY. A LOW LEVEL INPUT FORCES THE OUTPUT OF SSTD HIGH. IF THE CTC IS ON-LINE, THE ONE OUTPUT OF DADR WILL BE AT A HIGH LEVEL WHICH ENABLES RPLY. THE ENABLED OUTPUT OF RPLY, WILL BE DRIVEN LOW, BY THE HIGH-OUTPUT OF SSTD. THIS LOW-OUTPUT DRIVES THE OUTPUT OF SYNC1 HIGH FORCING THE OUTPUT OF SYNC0 LOW. THE LOW OUTPUT OF RPLY DISABLES READY, CREATING A HIGH LEVEL AT THE OUTPUT OF RY02. SINCE THE INPUT GPRO IS NORMALLY AT A HIGH LEVEL, IT MAINTAINS A LOW LEVEL AT THE OUTPUT OF GPR1, ENABLING WAIT1. THE LOW LEVEL FROM RPLY WILL DRIVE THE OUTPUT OF WAIT1 HIGH. THIS HIGH LEVEL FORCES THE OUTPUT OF WAIT0 AND LBENO LOW AND ENABLES INFO70. THE LOW LEVEL ON WAIT0 IS AN INDICATION TO THE SPI THAT STATUS INFORMATION IS NOT READY. ENABLING OF INFO70 GATES THE READY STATUS OF THE CCT ONTO THE BUS. WHEN THE CCT IS IN A READY STATE, IT MAINTAINS A LOW LEVEL ON THE TTRYO1 LEAD WHICH DRIVES THE OUTPUT OF TTRYO1 HIGH. THIS OUTPUT FEEDS INFO70. THE LOW OUTPUT OF LBENO FORCES THE OUTPUT OF PSTAT1 OR SSTAT1 HIGH, DEPENDING UPON WHICH ONE IS ENABLED BY THE SR FLIP-FLOP, STAT1/STAT0. IN ITS NORMAL STATE, THIS FLIP-FLOP WILL MAINTAIN A LOW LEVEL AT THE OUTPUT OF STAT1 ENABLING PSTAT1 PROVIDED THE NORMAL OR PRIMARY STATUS REPLY IS REQUESTED. TO RETRIEVE THE SECONDARY STATUS, A PULSE GENERATED BY CIRCUITS LOCATED ON JK16 WOULD HAVE APPEARED ON THE STREQO LEAD, WHEN THE LAST COMMAND WAS ISSUED TO THE CTC (STATUS REQUEST COMMAND). THIS PULSE SETS THE FLIP-FLOP STAT1/STAT0, SO THAT THE OUTPUT OF STAT0 IS LOW ENABLING SSTAT1. A HIGH OUTPUT FROM PSTAT1 ENABLES INFO60 AND IS FED TO OTHER CIRCUITS IN THE CTC. A HIGH OUTPUT FROM SSTAT1 (SECONDARY STATUS) ENABLES INFO60A, INFO800, INFO900, INF1000, INF1100, INF1200, INF1300, INF1400, AND INF1500. ALL THE ABOVE GATES ARE USED TO LOAD STATUS INFORMATION ONTO THE BUS WHEN THEY ARE ENABLED BY SSTAT1.

IN ADDITION, AS THE OUTPUT OF WAIT1 GOES HIGH, IT TRIGGERS THE MONOPULSER GPP. THIS GENERATES A 0.25 μ s HIGH-GOING PULSE TO APPEAR AT THE OUTPUT OF GPO. THE OUTPUT OF GPO IS FED TO THE BUS TERMINATOR (BT) CIRCUIT ON JK8 AND JK9. IT IS A SIGNAL TO THE BT CIRCUIT THAT STATUS INFORMATION HAS BEEN LOADED ONTO THE BUS AND THAT PARITY SHOULD BE GENERATED FOR THE SAME. (A HIGH LEVEL ON EITHER SSTAT1 OR PSTAT1 ENABLES THE GATES WHICH LOAD THE STATUS INFORMATION ONTO THE BUS.) AFTER THE INFORMATION HAS BEEN RECEIVED BY THE BT CIRCUIT, THE GPRO LEAD WILL BE DRIVEN LOW BY THE BT CIRCUIT. THIS LOW LEVEL CAUSES THE OUTPUT OF GPR1 TO GO HIGH. THE HIGH OUTPUT OF GPR1 DISABLES WAIT1 THEREBY, DISABLING INFO70 AND ALLOWING THE OUTPUT OF WAIT0 TO GO HIGH. IN REALITY, THE OUTPUT OF WAIT0 REMAINS LOW BECAUSE WAIT0 IS AN OPEN COLLECTOR TYPE GATE AND THE BT CIRCUIT WHICH IS NOW CONTROLLING THE BUS, HOLDS ITS OUTPUT LEAD LOW. THE LOW OUTPUT OF WAIT1 ALSO DRIVES THE OUTPUT OF LBENO HIGH DISABLING PSTAT1 AND SSTAT1. WITH THESE TWO GATES DISABLED, ALL STATUS LOADING OF THE BUS BY THE CTC IS INHIBITED. THE HIGH-LEVEL AT THE OUTPUT OF GPR1 ALSO DRIVES THE OUTPUT OF GPRO LOW SETTING THE OUTPUT OF STAT0 TO A HIGH LEVEL AND STAT1 TO A LOW LEVEL (NORMAL STATE OF STAT1/STAT0). AFTER THE BT CIRCUIT HAS CALCULATED THE CORRECT PARITY AND TRANSMITTED THE STATUS INFORMATION TO THE SPI, IT WILL DRIVE THE GPRO INPUT LEAD HIGH AND THE SPI WILL DRIVE SSTD HIGH. THE HIGH INPUT ON SSTD ALLOWS SYNC0 TO GO HIGH AND READY IS AGAIN ENABLED SO THAT RY02 WILL GO LOW, ASSUMING THAT TTRYO1 IS AT A LOW LEVEL.

FOR PRIMARY STATUS PSTAT1 IS HIGH ENABLING INFO60. TTMSTP0 IS DRIVEN TO A LOW LEVEL BY THE CTT WHEN THE CTT IS IN A MAINTENANCE-STOP STATE. THIS LOW OUTPUT DRIVES THE OUTPUT OF TTMSTP1 HIGH. THE OUTPUT OF TTMSTP1 FEEDS INFO60 TO LOAD THE INFO60 BUS LEAD. NOTICE INFO60 AND INFO61 ARE OPEN COLLECTOR GATES. FOR SECONDARY STATUS SSTAT1 IS HIGH ENABLING ALL SECONDARY STATUS GATING. CARTMEO IS DRIVEN LOW BY THE CTT WHEN THE CTT'S CARTRIDGE IS WRITE ENABLED. THE OUTPUT OF CARTMEO WHICH IS DRIVEN HIGH BY THIS LOW INPUT, FEEDS INFO100A. INFO800 AND INFO1400 ARE FED BY THE TWO D-TYPE FLIP-FLOPS EBTSTAT1 AND BBTSTAT0, RESPECTIVELY. THE FUNCTIONS OF THESE TWO FLIP-FLOPS WILL BE DESCRIBED BELOW.

THE INPUT TTR0 IS DRIVEN LOW BY THE CTT WHEN THE CTT'S CARTRIDGE TAPE IS OFF EITHER REEL. THE OUTPUT OF TTR1 WHICH IS DRIVEN HIGH BY THIS INPUT, FEEDS INFO90. THE INPUT TIM0 IS DRIVEN LOW BY THE CTT WHEN THE CTT IS IN MOTION. THE OUTPUT OF TIM1, WHICH IS DRIVEN HIGH BY THIS LOW INPUT, FEEDS INFO100. THE INPUT, DATDETO, IS DRIVEN LOW BY THE CTT WHEN THE CTT'S READ WINDING IS MOVING OVER DATA ON THE TAPE. THE OUTPUT OF DATDET1, WHICH IS DRIVEN HIGH BY THIS LOW INPUT, FEEDS INFO1100. THE OUTPUT OF DATDET1 ALSO DRIVES TWO OTHER GATES MRD00 (MODIFIED FORWARD DATA DETECT) AND MRD00 (MODIFIED REVERSE DATA DETECT) WHICH ARE COMBINED TO CREATE MRD0. DDINH0 IS PULSED LOW FOR 30ms BY CIRCUITS LOCATED ON JK16 AS ANY READ-A-BLOCK, WRITE, OR BACKSPACE OPERATION IS INITIATED. THE OUTPUT OF MRD0 IS FED TO OTHER CTC CIRCUITS TO BE USED FOR READ, WRITE, AND MOTION CONTROL. MRD00 IS A 17ms TIME DELAY CIRCUIT ENABLED BY THE TAPE MOVING IN THE REVERSE DIRECTION (REAR). IT IS USED TO DELAY CLEARING THE MOTION REGISTER ON JK16 WHEN THE TAPE ENTERS AN INTER RECORD GAP GOING BACKWARDS. THIS GUARANTEES THAT THE TAPE WILL BE UP TO SPEED ON A REREAD ATTEMPT WITH WORST CASE MINI-RECORDER RAMPS AND SPEED.

DATDETO CAN ALSO BE DRIVEN LOW BY DDO. BOTH DDO AND THE CTT'S GATE, WHICH FEEDS DATDETO, ARE OPEN COLLECTOR GATES. THE OUTPUT OF DDO IS DRIVEN LOW BY HIGH LEVELS ON BOTH MAINT1 AND ROADJO. MAINT1 WHICH ALSO FEEDS INFO1200 IS HELD AT A HIGH LEVEL BY CIRCUITS LOCATED ON JK16, WHEN THE CTT IS IN ITS MAINTENANCE STATE. ROADJO IS DRIVEN HIGH BY THE WRITE CIRCUIT LOCATED ON JK18 AT THE BEGINNING OF ANY WRITE OPERATION. IT IS FORCED BACK TO A LOW LEVEL AT THE END OF EACH WRITE OPERATION. THE ABOVE EXPLANATION MEANS THAT WHEN A MAINTENANCE WRITE OPERATION IS PERFORMED, THE WRITE CIRCUITS WILL IMPOSE A FALSE DATA DETECT SIGNAL TO THE INPUT OF DATDET1. THE INPUT RWDINGAO IS DRIVEN LOW BY THE CTT WHEN THE CTT IS IN A REWIND SEQUENCE. THE OUTPUT OF RWDING1 WHICH IS DRIVEN HIGH BY A LOW LEVEL ON RWDINGAO, FEEDS INFO1300. THIS HIGH OUTPUT FROM RWDING1 ALSO FORCES THE OUTPUT OF RWDING0 LOW. THE OUTPUT OF RWDING0 IS FED INTO THE TAPE POSITION STATUS CIRCUIT AND IT IS USED BY OTHER CTC CIRCUITS FOR FUNCTIONAL CONTROL.

THE MANUAL ENABLE LATCH IS THE D-TYPE FLIP-FLOP, MANEN1. IT IS TOGGLED TO A SET STATE WHENEVER THE CTC RECEIVES AN ORDER (PULSE ON THE TUCODED LEAD), WHILE INFO60 IS AT A LOW LEVEL (ONE STATE). THE LOW LEVEL ON INFO60 MAINTAINS A HIGH LEVEL AT THE OUTPUT OF INFO601 WHICH FEEDS THE DATA INPUT TO MANEN1. MANEN1 IS CLEARED BY A CTC COMMAND WHEN INFO60 IS IN ITS ZERO STATE. THE HIGH LEVEL AT THE ONE OUTPUT OF MANEN1 FORCES THE OUTPUTS OF MANEN0 AND INFO1500 (WHEN IT IS ENABLED BY SSTAT1) LOW. THE OUTPUT OF MANEN0 IS FED DIRECTLY TO THE CTT. WHEN IT IS AT A LOW LEVEL, THE MANUAL PUSH-BUTTONS ON THE CTT ARE ENABLED.

THE TAPE POSITION STATUS CIRCUIT, WHICH MAINTAINS A STATUS OF THE POSITION OF THE MAGNETIC TAPE WITHIN THE TAPE CARTRIDGE, INCLUDES THREE D-TYPE FLIP-FLOPS BBTATAT0, EBTSTAT1, AND FWOBO FOR ITS MEMORY. WHEN THE CTT IS BEING INITIALIZED BY A REWIND SEQUENCE, RWDINGAO WILL BE HELD LOW BY THE CTT UNTIL THE SEQUENCE IS COMPLETED. THE LOW LEVEL AT THE RWDINGAO INPUT CREATES A LOW LEVEL AT THE SET INPUT OF BBTATAT0 AND AT THE CLEAR INPUT OF EBTSTAT1. THE FWOBO FLIP-FLOP STORES THE STATE OF THE FWOBO LINE (FROM THE MOTION REGISTER ON JK16) EACH TIME TAPE IN MOTION (TIM1) GOES ACTIVE. WHEN THE REWIND SEQUENCE IS COMPLETED RWDINGAO RETURNS TO A HIGH LEVEL. BBTATAT0 WILL BE IN ITS SET STATE AND EBTSTAT1 WILL BE IN ITS CLEARED STATE. THIS STATE OF THE TWO FLIP-FLOPS INDICATES THAT THE TAPE IS POSITIONED SO THAT THE CTT HEAD IS IN THE WRITEABLE AREA, BETWEEN THE LOAD POINT (LP) AND THE EARLY WARNING (EW) MARKERS ON THE TAPE. (A REWIND SEQUENCE STOPS THE TAPE JUST PAST THE LOAD POINT MARKERS.) THE READER SHOULD NOTE THAT LPEM0 IS PULSED LOW BY THE CTT EACH TIME EITHER THE LP OR THE EW MARKER CROSSES THE CTT SENSOR. THE PULSE ON THE LPEM0 LEAD WILL CREATE A PULSE AT THE OUTPUT OF LPEM1 WHICH IS FED INTO THE TOGGLE INPUT OF BOTH BBTATAT0 AND EBTSTAT1. THIS TOGGLE PULSE WILL CAUSE BBTATAT0 TO GO TO ITS CLEARED STATE. EBTSTAT1 WILL NOT CHANGE STATES. NOTICE THAT AT THE TIME THE TOGGLE PULSE OCCURRED, THE HIGH LEVEL AT THE OUTPUT OF THE FWOBO F-F AND THE HIGH LEVEL AT THE OUTPUT OF EBTSTAT1, MAINTAINED A LOW LEVEL AT THE OUTPUT OF EBTSTAT1. THE OUTPUT OF LPEM1 FEEDS THE DATA INPUT TO BBTATAT0. THE DATA INPUT TO EBTSTAT1 IS FED BY EN1 WHOSE OUTPUT WAS HELD LOW BY THE

HIGH LEVEL ON FWOBO. THE CLEARED STATE OF BOTH BBTATAT0 AND EBTSTAT1 INDICATE THAT THE TAPE IS POSITIONED SO THAT THE CTT HEAD IS OUT OF THE WRITEABLE AREA OF THE TAPE, NEAR THE BEGINNING OF TAPE. AFTER BEING STOPPED, IF THE TAPE IS MOVED IN THE FORWARD DIRECTION, THE OUTPUT OF THE FWOBO F-F WILL BE DRIVEN LOW BY THE COMBINATION OF FWOBO COMMAND AND TIM1. THIS WILL MAINTAIN A HIGH LEVEL AT THE DATA INPUT OF BBTATAT0. THE HIGH LEVEL AT THE OUTPUT OF BBTATAT0 MAINTAINS A LOW LEVEL AT THE DATA INPUT OF EBTSTAT1. AS THE LP MARKER CROSSED THE CTT'S SENSOR, A PULSE WILL APPEAR ON THE LPEM0 LEAD. THIS PULSE WILL TOGGLE BBTATAT0 TO ITS SET STATE AND HAVE NO EFFECT ON EBTSTAT1. AGAIN THE TAPE IS POSITIONED SO THAT THE CTT'S HEAD IS OVER THE WRITEABLE AREA OF TAPE. BBTATAT0 IS SET AND EBTSTAT1 IS CLEARED. IF THE TAPE IS MOVED IN THE FORWARD DIRECTION SO THAT THE EW MARKER PASSES THE CTT'S SENSOR, A PULSE WILL AGAIN APPEAR ON THE LPEM0 LEAD. SINCE BBTATAT0 IS SET AND FWOBO IS LOW AS THIS PULSE OCCURS, THE DATA INPUT TO BOTH BBTATAT0 AND EBTSTAT1 WILL BE AT A HIGH LEVEL, ALLOWING BBTATAT0 TO REMAIN SET AND EBTSTAT1 TO BE TOGGLED TO ITS SET STATE. THE SET STATE OF BOTH THESE FLIP-FLOPS INDICATE THAT THE CTT'S HEAD IS OUTSIDE THE WRITEABLE AREA OF TAPE NEAR THE END OF TAPE. IF THE TAPE IS STOPPED AND PUT IN REVERSE, THE FWOBO LEAD WILL BE HELD AT A HIGH LEVEL BY JK16. THIS HIGH LEVEL IN COMBINATION WITH TIM1 GOING ACTIVE AGAIN WILL CLEAR THE FWOBO F-F AND MAINTAIN A LOW LEVEL AT THE DATA INPUT TO EBTSTAT1. THE "0" OUTPUT OF EBTSTAT1 MAINTAINS A HIGH LEVEL AT THE OUTPUT OF LP1 WHICH IS FED INTO THE DATA INPUT OF BBTATAT0. WHEN THE EW MARKER PASSES THE CTT'S SENSOR, A PULSE WILL OCCUR ON THE LPEM0 LEAD. THIS PULSE WILL LEAVE BBTATAT0 IN ITS SET STATE AND TOGGLE EBTSTAT1 TO ITS CLEARED STATE. AGAIN, THE CTT'S HEAD IS OVER THE WRITEABLE AREA OF TAPE (BBTATAT0 IS SET AND EBTSTAT1 IS CLEARED.) THE "0" OUTPUT OF BBTATAT0 FEEDS INFO1400 AND THE ONE OUTPUT OF EBTSTAT1 FEEDS INFO800. THE TAPE POSITION STATUS WILL APPEAR AT THE OUTPUT OF THESE TWO GATES WHEN THEY ARE ENABLED BY A HIGH LEVEL OF SSTAT1. THE TAPE POSITION STATUS INFORMATION APPEARS ON THE INFO140 AND INFO800 LEADS AS FOLLOWS:

C. TAPE STATUS INFORMATION	INF140	INFO800
BEGINNING OF TAPE, NONWRITEABLE AREA	LOW	HIGH
WRITEABLE AREA	HIGH	HIGH
END OF TAPE, NONWRITING AREA	HIGH	LOW

A 768KHZ CRYSTAL OSCILLATOR ϕ CS IS USED IN THE CTC WRITE CLCK. THE OUTPUT IS FED INTO A 4-BIT COUNTER DIVCLK. THE OUTPUT OF THE MOST SIGNIFICANT BIT OF THIS COUNTER, A 48KHZ SQUARE WAVE, IS FED INTO THE TWO MONOPULSERS CLK01 AND CLK02. CLK01 IS TRIGGERED ON EVERY HIGH-GOING EDGE OF THIS SQUARE WAVE AND CLK02 IS TRIGGERED ON EVERY GROUND GOING EDGE. THE OUTPUT OF BOTH THESE MONOPULSERS IS A STREAM OF 1 μ s HIGH-GOING PULSES OCCURRING AT A FREQUENCY OF 48KHZ. THEY ARE 180° OUT OF PHASE WITH EACH OTHER SO THAT THE COMPOSITE OUTPUT IS A 48KHZ 2-PHASE CLOCK. OUTPUTS CLK011 AND CLK021 ARE FED TO THE WRITE CIRCUIT LOCATED ON JK18.

THE OUTPUT OF THE SECOND MOST SIGNIFICANT BIT OF DIVCLK ϕ SCBFR IS A 96KHZ SQUARE WAVE, WHICH IS USED TO CLOCK THE WRITE DELAY CIRCUIT. THE WRITE DELAY CIRCUIT IS BASICALLY THREE 41CJ 4-BIT COUNTERS, WDCR1, WDCR2, AND WDCR3. THE ET AND THE EP INPUTS TO WDCR1, THE ET INPUT TO WDCR2, AND THE LOAD INPUTS TO ALL THREE COUNTERS ARE HELD AT A CONSTANT HIGH-LEVEL BY HILV1. THE LOAD, ET AND EP INPUTS, MUST ALL BE HIGH BEFORE THE 41CJ WILL COUNT. THEREFORE WDCR1 WILL COUNT ON EVERY CYCLE OF THE 96KHZ SQUARE WAVE. THE CARRY OUTPUT WDCR1 FEEDS THE EP INPUT OF WDCR2, OF THEREFORE, WDCR2 WILL ONLY COUNT EVERY 16TH CYCLE OF THE SQUARE WAVE (THE CARRY OUTPUT OF WDCR1 IS HIGH ONLY EVERY SIXTEENTH CYCLE). WDCR3 WILL ONLY COUNT EVERY TWO-HUNDRED AND FIFTY-SIXTH CYCLE OF THE SQUARE WAVE SINCE ITS ET INPUT IS ENABLED BY THE CARRY OUTPUT OF WDCR2 AND ITS EP INPUT IS ENABLED BY THE CARRY OUTPUT OF WDCR1. THE CONFIGURATIONS DESCRIBED ABOVE MAKE UP A SINGLE 10-BIT COUNTER. THE COUNTER IS STARTED BY A PULSE APPEARING ON THE WRITE LEAD. THIS PULSE IS GENERATED BY CIRCUITS ON JK16 IN RESPONSE TO THE CTC RECEIVING A WRITE COMMAND. THIS PULSE SETS THE 12-BIT COUNTER TO ITS ZERO STATE (ALL CARRY OUTPUTS ARE LOW) WHICH INSURES A HIGH LEVEL AT THE OUTPUT OF WRITEP1. THIS HIGH LEVEL FORCES THE OUTPUT OF WRITEP0 LOW AND ENABLES WDCNTB0. THE LOW SIGNAL AT THE OUTPUT OF WRITEP0 IS FED TO THE WRITE CIRCUIT ON JK18. THE WRITE CIRCUIT WILL REMAIN IN ITS INTERRECORD GAP STATE AS LONG AS WRITEP0 IS LOW (SEE THE CIRCUIT DESCRIPTION OF JK18 FOR FURTHER EXPLANATION). ENABLING WDCNTB0 ALLOWS THE INVERTED 96KHZ SQUARE WAVE ON ϕ SCBFR TO APPEAR AT THE CLOCK INPUTS TO THE COUNTER. AFTER 4095 CYCLES OF THE SQUARE WAVE 42.59ms, ALL THREE CARRY OUTPUTS WILL BE AT A HIGH LEVEL. THESE THREE HIGH LEVELS FORCE THE OUTPUT OF WRITEP1 LOW. THE LOW OUTPUT FROM WRITEP1 DISABLES WDCNTB0, INHIBITING THE SQUARE WAVE INPUT

TO THE COUNTER. THE HIGH LEVEL AT THE OUTPUT OF WRITEP0 ALLOWS THE WRITE CIRCUIT TO START TRANSMITTING DATA TO THE CTT. THE CIRCUIT DESCRIBED ABOVE PROVIDES A 42.59ms LOW-GOING PULSE (WRITE-DELAY PULSE) AT THE OUTPUT OF WRITEP0. THE NORMAL STATE OF THIS DELAY CIRCUIT IS A HIGH-CARRY OUTPUT FROM ALL THREE COUNTERS. IF THEY ARE NOT IN THIS STATE WHEN POWER IS APPLIED, WDCNTB0 IS ENABLED, ALLOWING THE SQUARE WAVE INPUT TO CYCLE THEM TO THAT STATE. WDCNTB0 WILL BE DISABLED WHEN A FULL COUNT IS REACHED.

5A

JK19 CIRCUIT PACK

2

CPS-JK19

BELL TELEPHONE LABORATORIES
INCORPORATED

SHEET 6

6S