



PART OF CPS JK5
SERIAL PERIPHERAL INTERFACE A



CPS-JK5

PART OF CPS JK5
SERIAL PERIPHERAL INTERFACE A



CPS - JK5

PART OF CPS JK5

SERIAL PERIPHERAL INTERFACE A

COMPONENT LIST

INTEGRATED CIRCUIT

LOC CODE ELEM ID	IC1 41CA		IC2 41CA		IC3 41BF		IC4 41CA		IC5 41CA		IC6 41BP		IC7 41CA		IC8 41CA		IC9 41BP		IC10 41CA		IC11 41DE	
	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC																
A	BD100	2E2	BI130	2E1	B091	2C3	B0080	2E3	B0000	2E9	B021	2C7	B0050	2E5	B0060	2E5	B071	2C5	RSETD1	3F2	STAO	3E4
B	BD140	2E1	BDC90	2E3	B131	2C1	B0010	2E8	B0020	2E7	B001	2C8	B0040	2E6	B0070	2E4	B061	2C5	PT0B0	3E1	STB1	3E0
C	BD150	2E0	BDFHO	2E0	B141	2C1	PER10	2E7	PER20	2E7	B011	2C8	SP1	3C7	B0P0	2E4	B041	2C6	INTRAO	305		
D	BD110	2E2	BD120	2E1	B101	2C2	PER80	2E4	PER00	2E8	B081	2C3	SP2	3C7	B0030	2E6	B051	2C5	INTRB0	306		
E					B151	2C0					B111	2C2					GINFL1	2C9				
F					B121	2C1					GPER1	2C9					B031	2C6				
G					BPH1	2C0					GPER0	2B9					BPL1	2C4				

LOC CODE ELEM ID	IC12 41BP		IC13 41CC		IC14 41CC		IC15 41CC	
	DESIG	SH LOC						
A	PT0B0A	3E1	MP2	3C2	MP3	3C3	MP1	3C1
B	INTPB1	304						
C	GINFH1	2C8						
D	BS0C	3E2						
E	BS01	3D2						
F	HD1	380						
G	RSHPB1	381						

CAPACITOR

DESIG	CODE
C1-C3	KS-19720 L22, 100PF
	KS-20676 L3
C4	600A, 1
C5-C8	601A, 5
C9-C23	KS-19774 L5, 0.1

DIODE

DESIG	CODE
CR1, CR2	458C

RESISTOR

DESIG	CODE
R1-R18	KS-20616 L1A, 392
R19-R36	.432
R37	.10KΩ
R38-R40	.432
R41	.301
R42	.365
R43	.182
R44	.243
R45	.301
R46	KS-20616 L1A, 365

TRANSFORMER

DESIG	CODE
[2] T1, T2	2664G

CIRCUIT DESCRIPTION:

THIS CIRCUIT PACK CONTAINS 18 BUFFER RECEIVERS AND 18 OPEN COLLECTOR BUS DRIVERS FOR THE 18 INFORMATION LEADS. TRANSMISSION LINE TERMINATIONS ARE PROVIDED BY RESISTIVE VOLTAGE DIVIDERS FOR EACH OF THE INFORMATION LEADS. LEAD GINFO BEING LOW GATES THE BUS DRIVERS ON.

LEAD SPER1 BEING HIGH GATES LEADS INFO00, INFO10, INFO20, AND INFO80 TO GROUND LEVEL. THIS BIT CONFIGURATION IS THE PARITY ERROR REPLY MESSAGE.

THE 50% DUTY CYCLE PULSE TRAIN ON LEAD RSHPOA DRIVES THE RETRIGGERABLE MONOPULSER MP1. THE LEADING EDGE OF THE FIRST PULSE SETS THE "1" OUTPUT OF MP1 HIGH. WHEN THE INCOMING PULSE TRAIN IS INTERRUPTED BY ABOUT 350 NSEC THE OUTPUT OF MP1 RETURNS TO GROUND LEVEL. THIS GROUND GOING TRANSITION TRIGGERS MP2 TO GENERATE A 350 NSEC WIDE RESET PULSE ON LEADS BS01 AND RSET01.

THE CABLE DRIVERS CAN BE USED TO TRANSMIT DEMAND INTERRUPT PULSES TO BOTH CC'S. THESE PULSES ARE GENERATED BY HIGH TO LOW TRANSITIONS ON LEAD INTPO.

THE RC NETWORK (R37, C4) AT THE INPUT OF SCHMITT TRIGGER STB1 CREATES AN EXPONENTIAL VOLTAGE RISE AS THE +5V POWER IS APPLIED TO THE CIRCUIT. AS LONG AS THE CAPACITOR VOLTAGE IS BELOW THE INPUT THRESHOLD LEVEL OF STB1, THE OUTPUT OF STB1 IS HIGH. THIS HIGH LEVEL KEEPS THE RSETD1 LINE ACTIVE. THE SPI CONTROL LOGIC IS INITIALIZED BY THIS HIGH LEVEL.

CPS-JK5

301

JK5 CIRCUIT PACK

2

CPS-JK5

BELL TELEPHONE LABORATORIES
INCORPORATED

65

SHEET 4

PRINTED IN U.S.A.