

SHEET INDEX

CONTENTS	SHEET NO.	SHEET ISS NO.
SHEET INDEX	1	1
RECORD OF CHANGES		
SUPPORTING INFORMATION		
SYSTEM USED ON		
SYMBOL		
NOTES		
CPS SL65	2	1
	3	1
	4	1
	5	1
	6	1
	7	1
	8	1
	9	1
	10	1
	11	1
	COMPONENT LIST	
INPUT/OUTPUT INFORMATION	12	1
CIRCUIT DESCRIPTION		

RECORD OF CHANGES

DWG ISS	PREV FURN	STD	MFR DISC	SEE NOTE

NOTES:

- UNLESS OTHERWISE SPECIFIED: RESISTANCE VALUES ARE IN OHMS, CAPACITANCE VALUES ARE IN MICROFARADS, AND VALUES PRECEDED BY THE SYMB. +(PLUS) OR -(MINUS) ARE IN VOLTS.
- \perp GROUND RETURN.
- BATTERY AND GROUND TERMINALS FOR INTEGRATED CIRCUITS ARE:

IC CODE	BAT TERM +5V	GRD TERM
SN54LS368	16	8
SN54SL240	20	10
AP25SL2521		
SN54LS00	14	7
SN54LS38		
AM93548CM	16	8
SN54LS280	14	7
SN54LS139	16	8
SN54LS85		
35A	19,20	10

4. BATTERY AND GROUND TERMINALS FOR THIS CIRCUIT PACK ARE:

FUNCTION	TERMINALS
+5	000, 001, 100, 101
GRD	005, 007, 020, 030, 033, 035, 037, 039, 041, 043, 045, 047, 049, 056, 103, 106, 120, 130, 133, 135, 137, 139, 141, 143, 145, 147, 149, 156

SYSTEM USED ON	DESIGN CONTROL
COMMON (CDT)	CB

SYMBOL

009	AG	ADW	003
109	AT		
010	AZ		
110	A3	NAW	104
011	A4		
111	A5		
012	A6	RDY	107
112	A7		
013	A8		
113	A9	DO	021
014	AT0	D1	121
114	AT1	D2	022
015	AT2	D3	122
115	AT3	D4	023
016	AT4	D5	123
116	AT5	D6	024
017	AT6	D7	124
117	AT7	D8	025
018	AT8	D9	125
118	AT9	D10	026
019	BHE	D11	126
105	AP	D12	027
108	AWR	D13	127
002	R/W	D14	028
031	AS0	D15	128
131	AS1	DAPL	129
032	AS2	DAPH	029
132	AS3		
034	AS4		
134	AS5		
036	KAP		
006	CLK		
102	ST		
142	BRQ	+5	(SEE NOTE 4)
042	BBY	GRD	
140	RQ/GTO		
040	LOCK		
048	HMT		
050	IRQ0		
051	IRQ5		
151	IRQ6		
052	IRQ7		
152	IRQ8		
053	IRQ9		
153	IRQ10		
054	IRQ11		
154	IRQ12		
055	IRQ13		
155	IRQ14		

NC (FOR CDT)

SUPPORTING INFORMATION

CATEGORY	NO.
CONNECTOR ON FRAME	
CIRCUIT PACK SCHEMATIC DRAWING	SD-94868-01


SHEET INDEX NOTES

- ONLY THE LATEST ISSUE, OR ISSUES IF CONCURRENT, ARE SHOWN IN THE INDEX.
- FOR REISSUES, A CHANGED OR NEW SHEET IS ASSIGNED THE SAME ISSUE NUMBER AS SHEET 1.
- THE ISSUE NUMBER OF SHEET 1 IS RECOGNIZED AS THE ISSUE NUMBER OF THE WHOLE DRAWING.

NOTICE - NOT FOR USE OR DISCLOSURE OUTSIDE THE BELL SYSTEM EXCEPT UNDER WRITTEN AGREEMENT.

IN99		AT&T STANDARD	
SL65 CIRCUIT PACK RANDOM ACCESS MEMORY		DWG SIZE 65	ISSUE 1
BELL LABORATORIES		CPS-SL65	
		12 SHEETS	

PART OF CPS SL65
RANDOM ACCESS MEMORY




SL65 CIRCUIT PACK		DWG SIZE	ISSUE
BELL LABORATORIES		65	I
CPS-SL65		SHEET 2	

© 1971 BELL LABORATORIES, INC. PRINTED IN U.S.A.

PART OF CPS SL65


RANDOM ACCESS MEMORY



SL65 CIRCUIT PACK		DWG SIZE	ISSUE
		65	I
BELL LABORATORIES	CPS-SL65	SHEET 3	

U.S. PAT. OFF. PRINTED IN U.S.A.

PART OF CPS SL65
RANDOM ACCESS MEMORY




2F5, 5C0, 6C0, 7C0,
8C0, 9C0, 10C0, 11C0

SL65 CIRCUIT PACK		DWG SIZE	ISSUE
		65	I
BELL LABORATORIES	CPS-SL65		SHEET 4


6-748 (2-75)
FORM 25 10 6 6 A

PART OF CPS SL65
RANDOM ACCESS MEMORY




SL65 CIRCUIT PACK		DWG SIZE	ISSUE
		6S	I
BELL LABORATORIES		CPS-SL65	
		SHEET 5	

PART OF CPS SL65
RANDOM ACCESS MEMORY



SL65 CIRCUIT PACK		DWG SIZE	ISSUE
		65	1
BELL LABORATORIES	CPS-SL65	SHEET 6	


PART OF CPS SL65
RANDOM ACCESS MEMORY



SL65 CIRCUIT PACK		DWG SIZE	ISSUE
		65	1
BELL LABORATORIES	CPS-SL65	SHEET 7	


PRINTED IN U.S.A.

PART OF CPS SL65
RANDOM ACCESS MEMORY



SL65 CIRCUIT PACK		DWG SIZE	ISSUE
		65	I
BELL LABORATORIES	CPS-SL65		SHEET 8


PART OF CPS SL65
RANDOM ACCESS MEMORY



SL65 CIRCUIT PACK		DWG SIZE	ISSUE
		65	I
BELL LABORATORIES	CPS-SL65	SHEET 9	


PRINTED IN U.S.A.

PART OF CPS SL65
RANDOM ACCESS MEMORY



SL65 CIRCUIT PACK		DWG SIZE	ISSUE
		65	I
BELL LABORATORIES	CPS-SL65	SHEET 10	

PART OF CPS SL65
RANDOM ACCESS MEMORY



SL65 CIRCUIT PACK		DWG SIZE	ISSUE
		65	I
BELL LABORATORIES	CPS-SL65	SHEET 11	

PRINTED IN U.S.A.

PART OF CPS SL65

RANDOM ACCESS MEMORY

COMPONENT LIST

CIRCUIT INTEGRATED

CP LOC	IC1	IC2	IC3	IC4	IC5	IC6	IC7	IC8	IC9	
CODE	WA-LS240 OR SN54LS240J*	WA-LS240 OR SN54LS240J*	WA-LS240 OR SN54LS240J*	AM25LS2521**	WA-LS00 OR SN54LS00J*	SN54LS38J* OR KS-21736.L25	SN54LS280J* OR KS-21285.L45	AM93548**	WA-LS139 OR SN54LS139J*	
ELEMENT	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC
A	ELEM	2D1	2C1	ELEM	4B1	2E2	2D4	2C5	2F5	2F6
B		2E8		A	4D1		2E4	2E9		
C		2F3					2E4	2E9		
D		4C1					2C4	2F9		
E										
F										
G										

CP LOC	IC10	IC11	IC12	IC13	IC14	IC15	IC16	IC17-20	IC21-25		
CODE	WA-LS139 OR SN54LS139J*	SN54LS85J* OR KS-21285.L21	WA-LS240 OR SN54LS240J*	WA-LS240 OR SN54LS240J*	WA-LS240 OR SN54LS240J*	WA-LS240 OR SN54LS240J*	SN54LS368AJ* OR KS-21285.L34	[4] 35A	[5] 35A		
ELEMENT	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	
A		2D6	2D7	3E3	3E6	3C1	3C4	ELEM	2C1	4C4	5E4
B								A	3CB		
C											
D											
E											
F											
G											

CP LOC	IC26-30	IC31-34	IC35-39	IC40-43	IC44-48	[4] IC49-52
CODE	[5] 35A	[4] 35A	[5] 35A	[4] 35A	[5] 35A	[4] 35A
ELEMENT	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC
A		6E4	7E5	8E4	9E5	10E4
B						
C						
D						
E						
F						
G						

LEGEND:

* = TEXAS INSTRUMENT ** = ADVANCED MICRO DEVICES

CAPACITOR

DESIG	CODE
C1	6018.10
[19] C2-20	KS-21902.L1.0.1
[5] C21-25	KS-20736.L4.0.1

RESISTOR

DESIG	CODE
[7] R1-7	KS-20616.L1A.10k
[4] R8-11	KS-20616.L1A.1k
[13] R12-24	KS-20616.L1A.23.7
R25	KS-20616.L1A.4.7k

INPUT/OUTPUT INFORMATION

INPUTS

FUNCTION	LEAD	DEFINITION
I	A0-19	ADDRESS LEAD
I	AP	ADDRESS PARITY
I	ASO-5	ADDRESS STRAPS
I	AWR	ADVANCED WRITE
I	BHE	BUS HIGH ENABLE
I	DO-15	DATA LEADS
I	DAPH	DATA ADDRESS PARITY OVER THE HIGH BYTE OF DATA
I	DAPL	DATA ADDRESS PARITY OVER THE LOW BYTE OF DATA
I	KAP	ADDRESS PARITY STRAP
I	PEN	PERIPHERAL ENABLE
I	R/W	READ/WRITE LEAD

OUTPUTS

O	ADW	ALL DECODE WELL
O	DO-15	DATA LEADS
O	DAPH	DATA ADDRESS PARITY OVER THE HIGH BYTE OF DATA
O	DAPL	DATA ADDRESS PARITY OVER THE LOW BYTE OF DATA
O	RAW	NOT ALL WELL
O	RDY	READY SIGNAL

ON BOARD LEADS

A1-12	ADDRESS LEADS
CS1-4	CHIP SELECTS
DO-15	DATA LEADS
DAPH	DATA ADDRESS PARITY OVER THE HIGH BYTE OF DATA
DAPL	DATA ADDRESS PARITY OVER THE LOW BYTE OF DATA
REN	READ ENABLE
+5	BATTERY
GRD	GROUND RETURN
NC	NO CONNECTION

CIRCUIT DESCRIPTION

- TOTAL RAM CAPACITY IS 16K BYTES USING 4K x 1 STATIC RAM DEVICES.
- IC4, AN 8-BIT COMPARATOR, COMPARES STRAP PROGRAMMABLE BOARD ADDRESSES WITH THE ADDRESS GENERATED BY THE CPU. WHEN THESE TWO ADDRESSES MATCH, A BOARD ENABLE (EDUT), IS GENERATED.
- ADW IS THE ODD PARITY OVER A0-A13, BHE, BOARD ENABLE (EDUT), CONTROL LEADS AWR AND W/R, AND PARITY LEADS AP AND KAP. KAP IS ALSO STRAP PROGRAMMABLE AND IS THE ODD PARITY OVER A14-A19.
- AWR IS USED FOR WE ON MEMORY DEVICES.
- THE LS240s FOR DATA INPUT TO MEMORY DEVICES ARE PERMANENTLY ENABLED WHEREAS THE LS240s FOR DATA OUTPUT FROM MEMORY DEVICES ARE ENABLED BY REN, WHICH IS GENERATED BY USING THE HAND OF W/R AND EDUT.
- MEMORY BANK SELECTION IS DONE BY MEANS OF A LS139. THE LS139 AND SUPPORTING CIRCUITS USED FOR CS ARE DUPLICATED IN ORDER TO PREVENT UNDETECTED ERRORS IF WRONG DATA IS WRITTEN WITH CORRECT PARITY WHEN THE CHIP SELECT CIRCUIT IS MALFUNCTIONING. ALSO, A PROVISION IS MADE TO WRITE LOWER BYTES, UPPER BYTES, OR COMPLETE WORDS, WHEREAS, A WORD IS READ DURING A MEMORY OPERATION. OUTPUTS OF THE LS139 ARE COMPARED BY THE LS85 COMPARATOR AND THIS OUTPUT IS USED FOR ADW AND RAW.
- ONE OF THE TWO LS139s IS ENABLED BY ADW1. A WRONG PARITY OVER THE ADDRESSES THIS LS139. THIS IN TURN WILL NOT GENERATE AN ADW.
- THE FOLLOWING PATTERN CAN BE USED TO DETECT FUNCTIONAL FAILURES OF MEMORY DEVICES. FUNCTIONAL FAILURES INCLUDE ONE OR MORE BITS STUCK AT FAILURES, ADDRESS LINES STUCK, DE ORDER FAILURES, ETC.
 - WRITE "1" IN ALL LOCATIONS OF THE MEMORY UNDER TEST.
 - READ "1"/WRITE "0" IN ALL LOCATIONS, TAKING ONE LOCATION AT A TIME.
 - READ "0"/WRITE "1" IN ALL LOCATIONS, TAKING ONE LOCATION AT A TIME.
 - READ "1" IN COMPLETE MEMORY.

SL65 CIRCUIT PACK

DWG SIZE	ISSUE
65	1

BELL LABORATORIES CPS-SL65

SHEET 12

PRINTED IN U.S.A.