

SHEET INDEX

CONTENTS	SHEET NO.	SHEET ISS NO.
SHEET INDEX RECORD OF CHANGES SUPPORTING INFORMATION SYSTEM USED ON SYMBOL NOTES	1	2
CPS-SLB5	2	2
	3	2
	4	2
COMPONENT LIST INPUT/OUTPUT INFORMATION CIRCUIT DESCRIPTION	5	2

RECORD OF CHANGES

DWG ISS	PREV EURN	STD	MFR DISC	SEE NOTE

NOTES:

1. \perp GROUND RETURN
2. UNLESS OTHERWISE SPECIFIED: RESISTANCE VALUES ARE IN OHMS, CAPACITANCE VALUES ARE IN MICROFARADS, AND VALUES PRECEDED BY THE SYMBOL + (PLUS) OR - (MINUS) ARE IN VOLTS.
3. BATTERY AND GROUND TERMINALS FOR INTEGRATED CIRCUITS.

IC CODE	BAT TERM	GRD TERM
LS368	16	8
LS244	20	10
25LS2521	20	10
93548	16	8
LS00	14	7
LS139	16	8
LS85	16	8
LS32	14	7
2651	26	4
LS640	20	10
LS38	14	7
LS273	20	10
LS373	20	10
LS04	14	7
LS125	14	7
75188	1, 14	7
75189	14	7

SYMBOL

044	KAP	YRQA	155
042	SAP11	YROB	055
153	SRST	SADW	135
145	SAWR	SNAW	035
034	SR/W	AB	003
134	SPEN	CD	104
028	AS1	CA	004
128	AS2	BA	105
030	AS3	CR	005
130	AS4	CN	108
031	AS5	SCA	008
131	AS6	CH	109
137	SA1	DA	009
037	SA2		
138	SA3		
038	SA4	-15	021
139	SA5		121
039	SA6		
140	SA7	+15	024
040	SA8		124
141	SA9		
041	SA10		103
046	SD0		014
146	SD1		114
047	SD2		016
147	SD3		116
048	SD4		027
148	SD5		127
049	SD6	GRD	029
149	SD7		129
106	BB		032
006	CB		132
107	CC		136
007	CE		045
110	CF		056
210	SCF		156
11	CI		
011	DB		
112	DD		000
013	SP1	+5	100
113	SP2		001
013	SP3		101
142	SAP20		
152	SDAPL		

SYSTEM USED ON	DESIGN CONTROL
COMMON (CDT)	CB

SUPPORTING INFORMATION

CATEGORY	NO.
CIRCUIT PACK SCHEMATIC DRAWING	SD-94868-01

SHEET INDEX NOTES

1. ONLY THE LATEST ISSUE, OR ISSUES IF CONCURRENT, ARE SHOWN IN THE INDEX.
2. FOR REISSUES, A CHANGED OR NEW SHEET IS ASSIGNED THE SAME ISSUE NUMBER AS SHEET 1.
3. THE ISSUE NUMBER OF SHEET 1 IS RECOGNIZED AS THE ISSUE NUMBER OF THE WHOLE DRAWING.

NOTICE - NOT FOR USE OR DISCLOSURE OUTSIDE THE BELL SYSTEM EXCEPT UNDER WRITTEN AGREEMENT.

1499


SLB5 CIRCUIT PACK SERIAL I/O BOARD

AT&T CO STANDARD

DWG SIZE 65 ISSUE 2


BELL LABORATORIES CPS-SLB5 5 SHEETS

PART OF CPS SL85



SL85 CIRCUIT PACK		DWG SIZE	ISSUE
		65	2
BELL LABORATORIES	CPS-SL85	SHEET 3	

PART OF CPS SL85
SERIAL I/O BOARD



SL85 CIRCUIT PACK		DWG SIZE	ISSUE
		65	2
BELL LABORATORIES	CPS-SL85		SHEET 4

PART OF CPS SL85

SERIAL I/O BOARD

COMPONENT LIST

CIRCUIT, INTEGRATED

CP LOC	IC1		IC2		IC3		IC4		IC5		IC6		IC7		IC8	
CODE	SN54LS368AJ-00X		SN54LS244J-00X OR WA-LS244		AM25LS2521DMXX		SN54LS368AJ-00X		AM93S48DMXX		SN54LS00J-00X OR WALS00		SN54LS139J-00X OR W3-LS139		SN54LS85J-00X	
ELEMENT	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC
A		2D1		2C1		2B3		2B4		2D5		2C8		2F3		2G3
B								3C7				2F8				
C								3F2				4C1				
D							SPARE					2L6				
E																
F																
G																
H																

CP LOC	IC9		IC10		IC11		IC12		IC13		IC14		IC15		IC16	
CODE	SN54LS32J-00X OR WA-LS32		N2651IXX		SN54LS640J-00X		SN54LS38J-00X		SN54LS273J-00X		SN54LS373J-00X		AM93S48DMXX		SN54LS04J-00X OR WA-LS04J	
ELEMENT	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC
A		2D7		3E2		3B2		4E2		3E3		3C4		3E6		2C4
B		2E7						4E2								3E2
C		3D7						3G2								4D1
D		3F6														4D2
E																2G7
F																2B6
G																
H																

CP LOC	IC17		IC18		IC19		IC20		IC21		IC22		IC23		IC24	
CODE	SN54LS125AJ-00X		SN75188J-00X		SN75189J-00X		SN75188J-00X		SN75189J-00X		SN75189J-00X		614C		614N	
ELEMENT	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC
A		3E4		4E3		3B2		4D4		3B4		3B5		4F6		4F5
B		3F4														
C		3F7														
D		2F3														
E																
F																
G																
H																

* TEXAS INSTRUMENTS
** SIGNETICS
*** ADVANCED MICRO DEVICES

CAPACITOR

DESIG	CODE
C1	601B, 10
[9] C2-C10	KS-20736, L4, 0.1, 50VDC
C11	KS-13814, L14, .05, 150VDC
[8] C13-C20	KS-19774, L7, 330pF, 100VDC
[12] C21-32	KS-19774, L7, 220pF, 100VDC
C33, 34	603H, 2.2UF, 60VDC
C35	KS-19774, L5, 0.33, 50VDC
C36	KS-20736, L4, 0.1, 50VDC
C37	KS-19774, L7, 470pF, 10%, 100VDC

DIODE

DESIG	CODE
R1	458A
CR2	458A

CRYSTAL

DESIG	CODE
Y1	127G

RESISTOR

DESIG	CODE
[9] R1-R9	KS-20616, L1A, 10kΩ
[3] R10, R17, R18	KS-20616, L1A, 1kΩ
R11	KS-20616, L1A, 300
[5] R12-R16	KS-20616, L1A, 5110

INPUT/OUTPUT INFORMATION

ALL INPUTS AND OUTPUTS EXCEPT THE EIA RS232C SIGNALS SHOULD BE TTL LEVELS OF 0 TO +0.8 VDC FOR A LOW AND +2.4 TO +5.5 VDC FOR A HIGH. THE TTL SIGNALS ARE ACTIVE LOW. THE EIA RS232C INPUTS AND OUTPUTS SHOULD BE -25 TO -3 VDC FOR A LOW AND +3 TO +25 VDC FOR A HIGH AND ARE ACTIVE HIGH.

CIRCUIT DESCRIPTION

- SIGNETICS 2651, PROGRAMMABLE COMMUNICATIONS INTERFACE, IS USED AS USART. THIS DEVICE CONTAINS A BAUD RATE GENERATOR ON CHIP, WHICH CAN BE PROGRAMMED FROM 50 TO 19,200 BAUD. WESTERN ELECTRIC'S 127G IS USED AS CRYSTAL OSCILLATOR. THIS DEVICE INTERFACES CPU DATA CHARACTERS TO AN EXTERNAL DATA SET VIA LS640. DETAILED INFORMATION ABOUT THE USART DEVICE CAN BE OBTAINED FROM THE DATA SHEET. TWO CONTROL SIGNALS RTRDY AND TRDY CREATES INTERRUPTS TO THE CPU FOR THE TRANSMITTING OR RECEIVING OF CHARACTERS.
- USART AND EIA TRANSMITTER/RECEIVER: TWO EIA DRIVERS AND THREE EIA RECEIVERS ARE USED. SIX INTERFACE SIGNALS PROVIDED BY THE DATA SET ARE DSR, CTS, RXD, DTR, RTS AND TXD. SEVERAL LEADS ON EIA RECEIVERS AND DRIVERS ARE KEPT OPTIONAL FOR FUTURE USE. THE WESTERN ELECTRIC'S VOLTAGE REGULATORS PROVIDE ±12 VOLTS NECESSARY FOR EIA DRIVERS. ONE, BY PROGRAMMING USART, CAN USE INTERFACE CLOCK OF USART TO DRIVE MODEM CLOCK, ALSO ONE CAN DRIVE USART BY MODEM CLOCK. THIS REQUIRES PROGRAMMING Q5 AND Q6 ON LS273.
- SELECT LOGIC: THE 25LS2521 COMPARATOR CHIP GENERATES BOARD ENABLE WHEN THE ADDRESS INPUTS (A0-A7) ARE MATCHES WITH PROGRAMMED STRAPS (A0-A7). A3 AND A4 SELECT ONE OUT OF THREE DEVICES USART OR LS273 OR LS373. DATA ARE LATCHED IN LS273 AT THE TRAILING EDGE OF TXR. DATA LATCHED IN LS374 WHEN Y1 AND R/W BOTH ARE LOW. A1 AND A2 SELECTS ONE OF FOUR REGISTERS, NAMELY, STATUS REGISTER, MODE REGISTERS 1 AND 2 AND COMMAND REGISTER.
- ERROR CHECKING CAPABILITY: ADDRESS PARITY, CONTROL LEADS (R/W AND TRDY) AND BOARD ENABLE ARE CHECKED USING A PARITY GENERATOR 93S48. DECODER LS139 IS CHECKED BY USING BOTH DECODERS. ONE OF THE DECODERS IS ENABLED BY BOARD ENABLE AND THE OTHER DECODER IS ENABLED BY AN OUTPUT OF 93S48. BOTH DECODERS OUTPUTS ARE COMPARED BY LS85. THIS ARRANGEMENT ALLOWS ONE TO CHECK LS85 OUTPUT LEAD BY PROVIDING FAULTY ADDRESS PARITY AND THUS NOT ENABLING LOWER DECODER OF LS139. ALSO, CHECKED .RE +12 AND -12 POWER REQUIREMENTS BY PARITY CHECKER. ANOTHER 93S48 IS USED TO CREATE DATA PARITY WHILE READING THE BOARD AND CHECKING THE DATA PARITY WHILE WRITING. ALL DECODE WELL AND NOT ALL WELL ARE GENERATED BY USING EQUATIONS:
SADW = BDEN-ERROR-DATA PARITY
SAWN = BDEN-ERROR
- BRCLK OF 2561 IS BROUGHT OUT AS A PIN, WHICH CAN BE CONNECTED TO T51. T51 IS CONNECTED TO CLOCK OSCILLATOR 127G THIS GIVES A VERSATILITY OF USING ANY OTHER CLOCK GENERATOR ON BRCLK TO DRIVE USART. THIS BOARD IS A UNIVERSAL SIO BOARD FOR RS232C INTERFACE. THE BOARD CAN BE USED IN SYNCHRONOUS OR ASYNCHRONOUS MODE.
- NOTE: THE 2651 (IC10) AND LS273 (IC13) MUST BE INITIALIZED. INITIALIZATION OF THE LS273 DEPENDS ON WHETHER THE LS125 (IC17) IS ENABLED OR NOT AS WELL AS EXERCISING THE INTERRUPT LEADS.

SL85 CIRCUIT PACK		DWG SIZE	ISSUE
		65	2
BELL LABORATORIES	CPS-SL85	SHEET 5	