

SHEET INDEX

CONTENTS	SHEET NO.	ISSUE NO.																								
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
SHEET INDEX SUPPORTING INFORMATION USED ON	A1	1	2	3	4	5																				
APPARATUS INDEX	A2	1	2	2	4	5																				
FS 1 SERIAL PERIPHERAL INTERFACE	B1AA		2	2	2	5																				
	B1AR		2	2	2	5																				
	B1CA	1	2	2	2	5																				
	B1CB					5																				
FS 2 BUS TERMINATOR	B2AA		2	2	2	5																				
	B2AB		2	2	2	5																				
	B2CA	1	2	2	2	5																				
FS 3 BUFFER	B3AA		2	2	2	5																				
	B3AB		2	2	2	5																				
	B3CA	1	2	2	2	5																				
	B3GA		2	2	2	2																				
	B3GB		2	2	2	2																				
	B3GC		2	2	2	2																				
	B3GD		2	2	2	2																				
	B3GE		2	2	2	2																				
	B3GF		2	2	2	2																				
	B3GG		2	2	2	2																				
	B3GH		2	2	2	2																				
	B3GJ		2	2	2	2																				
	B3GK		2	2	2	2																				
FS 4 CARTRIDGE TAPE TRANSPORT CONTROLLER	B4AA		2	2	2	5																				
	B4AB		2	2	2	5																				
	B4CA	1	2	2	2	5																				
	B4CB	1	2	2	2	5																				
	B4GA		2	2	2	2																				
	B4GB		2	2	2	2																				
	B4GC		2	2	2	2																				
	B4GD		2	2	2	2																				
	B4GE		2	2	2	2																				
B4GF		2	2	2	5																					
FS 5 CARTRIDGE TAPE TRANSPORT	B5AA		2	2	2	2																				
	B5AB		2	2	2	5																				
	B5CA	1	2	2	2	5																				
FS 6 POWER	B6AA		2	2	4	5																				
	B6AB		2	2	2	5																				
	B6CA	1	2	2	4	5																				
SHEET CANCELED ON DWG 155 SAC	B6CB																									
FS 7 SYNCHRONOUS DATA SET CONTROLLER	B7AA					5																				
	B7AB					5																				
	B7CA					5																				
	B7GA					5																				
	B7GB					5																				
B7GC					5																					
B7GD					5																					
APP FIG. 1	C1	1	2	2	4	5																				

CONTENTS	SHEET NO.	ISSUE NO.																								
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
CIRCUIT NOTES EQUIPMENT NOTES INFORMATION NOTES	D1	1	2	2	4	5																				
CAD NOTES	GB1	1	2	3	2	5																				
CAD 1 UNIT SYMBOL	GB2	1	2	2	2	5																				
CADS 2-9	GB3	1	2	2	2	2																				
CAD 10-15, P/G CAD 16	GB4	1	2	2	2	2																				
P/D CAD 16, CAD 17,18,19	GB5	1	2	2	2	5																				

DWG ISSUE	CD ISSUE	DWG ISSUE	CD ISSUE	DWG ISSUE	CD ISSUE
1	1				
2A	1 APPX 1A	11-10-75	AS	JEJ	LEG
3B	1 APPX 2B	5-7-76	DNR	JEJ	LEG
4D	1 APPX 3D	7-14-77	TCH	LEG	JBD
SAC	2AC	7-19-77	TCH	LEG	JBD

SHEET INDEX NOTES

- WHEN CHANGES ARE MADE IN THIS DRAWING, ONLY THOSE SHEETS AFFECTED WILL BE REISSUED.
- THIS SHEET INDEX WILL BE REISSUED AND BROUGHT UP TO DATE EACH TIME ANY SHEET OF THE DRAWING IS REISSUED, OR A NEW SHEET IS ADDED.
- THE ISSUE NUMBER ASSIGNED TO A CHANGED OR NEW SHEET WILL BE THE SAME ISSUE NUMBER AS THAT OF THE SHEET INDEX.
- SHEETS THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NUMBER.
- THE LAST ISSUE NUMBER OF THE SHEET INDEX IS RECOGNIZED AS THE LATEST ISSUE NUMBER OF THE DRAWING AS A WHOLE.

SUPPORTING INFORMATION

CATEGORY	NO.
CIRCUIT PACK SCHEMATIC	CPS-X
EQUIPMENT DRAWING	J1C053A
KS-21447 MINIRECORDER CKT	SD-97736-01
DC-DC CONVERTER (J87421A)	SD-82327-01
X - SCHEMATICS OF ALL FA, FB, FC AND JK-CODED CIRCUIT PACKS USED IN THIS CIRCUIT ARE SHOWN ON DRAWINGS NUMBERED WITH A CPS PREFIX FOLLOWED BY THE CODE OF THE PACK, E.G., CPS-JK10	

NOTICE - NOT FOR USE OR DISCLOSURE OUTSIDE THE BELL SYSTEM EXCEPT UNDER WRITTEN AGREEMENT.

ISSUE 5AC

1N9B

COMMON SYSTEMS

TAPE DATA CONTROLLER CIRCUIT

AT&T CO STANDARD

2 SD-IC904-01-A1 52 SHEETS

BELL TELEPHONE LABORATORIES INCORPORATED

65

APPARATUS INDEX

A
B
C
D
E
F
G
H

EQUIP LOC	APP NO.	FIGURE SH NO.	LOCATION		
			DESIG	FS/SYM	APFIG EOPT
CIRCUIT PACKS					
05-16	1	C1	BT-A	2/1	1 05-17
05-17	1	C1	BT-B	2/2	1 05-16
05-19	1	C1	BUF-A	3/1	1 05-31
05-20	1	C1	BUF-B	3/2	1 05-29
05-21	1	C1	BUF-C	3/3	1 05-28
05-22	1	C1	BUF-D	3/4	1 05-27
05-24	2	C1	CTTC-A	4/1	1 05-22
05-25	2	C1	CTTC-B	4/2	1 05-21
05-27	1	C1	CTTC-C	4/3	1 05-20
05-28	1	C1	CTTC-D	4/4	1 05-19
05-29	1	C1	SDSC-A	7/1	2 05-25
05-31	1	C1	SDSC-B	7/2	2 05-24
05-32	1	C1	SP1-A	1/1	1 05-34
05-33	1	C1	SP1-B	1/2	1 05-33
05-34	1	C1	SP1-C	1/3	1 05-32
DESIG					
BT-A	1	C1	CT TRANSPORT		
BT-R	1	C1	CTT-J5	5/2	1 04-10R
BUF-A	1	C1	CTT-J6	5/1	1 04-04R
BUF-B	1	C1	POWER MODULE		
BUF-C	1	C1	PM1	6/1	1 05-39
BUF-D	1	C1	PM2	6/2	1 05-44
CT/C-A	1	C1	SWITCH		
CTTC-B	1	C1	SW1	6/3	1 01-39
CTTC-C	1	C1			
CTTC-D	1	C1			
SDSC-A	2	C1			
SDSC-B	2	C1			
SP1-A	1	C1			
SP1-B	1	C1			
SP1-C	1	C1			


ISSUE
5AC

TAPE DATA CONTROLLER	SD-1C904-01-A2
BELL TELEPHONE LABORATORIES INCORPORATED	

SD-1C904-01-A2

0 1 2 3 4 5 6 7 8 9

PART OF FS 1
SERIAL PERIPHERAL INTERFACE
INTERCONNECTION AND FLOW DIAGRAM



PART OF FS 1
INTERCONNECTION AND FLOW DIAGRAM

TAPE DATA CONTROLLER	2	DWG SIZE	ISSUE
		65	5AC
BELL LABORATORIES	SD-IC904-01	BIAA	

PRINTED IN U.S.A.

PART OF FS 1
SERIAL PERIPHERAL INTERFACE

SYMBOL/LEAD DESIGNATION	
MNEMONIC	DEFINITION
+5VB	+5 VOLT POWER BUS B
ACK10	ACKNOWLEDGE INTERRUPT COMMAND, ACTIVE LOW
BPH0	BUFFERED PARITY HIGH BIT
BPLO	BUFFERED PARITY LOW BIT
B(00-15)0	BUFFERED BUS BITS 00 THROUGH 15
CLK	COMMON PARALLEL BUS SQUARE WAVE CLOCK PULSE TRAIN WITH 600 NS PERIOD
ERO	REQUEST TO THE SPI TO TRANSMIT AN ERROR START CODE IN THE CURRENT STATUS REPLY TO THE CC, LOW ACTIVE
GINF0	GATE ONTO INFORMATION BUS
GPRO	REPLY FROM BT TO ACKNOWLEDGE THE RECEIPT OF A GPO REQUEST, ACTIVE LOW
GPO	REQUEST TO BT TO GENERATE PARITY OVER THE STATUS REPLY CURRENTLY RESIDING ON THE COMMON PARALLEL BUS
GR0B	GROUND RETURN FOR +5V POWER BUS B
INFPHO	COMMON PARALLEL BUS PARITY BIT (ODD) OVER THE 8 HIGH-ORDER DATA BITS, LOW = LOGICAL ONE
INFPLO	COMMON PARALLEL BUS PARITY BIT (ODD) OVER THE 8 LOW-ORDER DATA BITS, LOW = LOGICAL ONE
INF(00-15)0	COMMON PARALLEL BUS BITS (00-15), LOW = LOGICAL ONE
INIT0	TDC INITIALIZE COMMAND, LOW ACTIVE
INTP0	CC-INTERRUPT FOR OFF-LINE BUFFER SERVICING, ACTIVE LOW
MYINTAN	MY INTERRUPT A OUTPUT NEGATIVE LEAD TO ASSOCIATED CC
MYINTAP	MY INTERRUPT A OUTPUT POSITIVE LEAD TO ASSOCIATED CC
MYINTBN	MY INTERRUPT B OUTPUT NEGATIVE LEAD TO OTHER CC
MYINTBP	MY INTERRUPT B OUTPUT POSITIVE LEAD TO OTHER CC
MYRAN	MY RECEIVE A INPUT NEGATIVE LEAD FROM ASSOCIATED CC
MYRAP	MY RECEIVE A INPUT POSITIVE LEAD FROM ASSOCIATED CC
MYRBN	MY RECEIVE B INPUT NEGATIVE LEAD FROM OTHER CC
MYRBP	MY RECEIVE B INPUT POSITIVE LEAD FROM OTHER CC
MYSAN	MY SEND A OUTPUT NEGATIVE LEAD TO ASSOCIATED CC
MYSAP	MY SEND A OUTPUT POSITIVE LEAD TO ASSOCIATED CC
MYSBN	MY SEND B OUTPUT NEGATIVE LEAD TO OTHER CC
MYSBP	MY SEND B OUTPUT POSITIVE LEAD TO OTHER CC
PLIOB0	PARALLEL LOAD IOB REGISTER
RC0	ADDRESS DEVICE TO RECEIVE THE DATA ON THE COMMON PARALLEL BUS AND INTERPRET THEM AS A COMMAND, LOW ACTIVE

SYMBOL/LEAD DESIGNATION	
MNEMONIC	DEFINITION
R00	ADDRESS DEVICE TO RECEIVE THE DATA ON THE COMMON PARALLEL BUS, ACTIVE LOW
RSET01	RESET THE SPI
RSHPOA	RECOVERED SHIFT PULSE
SCB10	START CODE BIT 1
SCB20	START CODE BIT 2
SD0	ADDRESSED DEVICE TO SEND DATA TO THE SPI ON THE COMMON PARALLEL BUS, ACTIVE LOW
SPER1	SERIAL PARITY ERROR REPLY
SPE1	SERIAL PARITY ERROR
SST0	ADDRESSED DEVICE REQUESTED TO GATE A STATUS REPLY ON THE COMMON PARALLEL BUS, ACTIVE LOW
STOPB0	STOP BUFFERED SIGNAL
STRTR1	START REPLY
SYNCO	A SYNCHRONIZING SIGNAL TO THE SPI WHICH INDICATES THAT A DEVICE HAS SENSED A COMMAND ON THE PARALLEL BUS, ACTIVE LOW
WAIT0	A REQUEST TO THE SPI TO WAIT UNTIL THE DEVICE HAS HAD TIME TO ACT UPON A COMMAND BEFORE REMOVING THAT COMMAND FROM THE COMMON PARALLEL BUS, ACTIVE LOW
101ST0	101 START CODE

TAPE DATA CONTROLLER		DWG SIZE C2	ISSUE 5AC
BELL LABORATORIES	SD-1C904-01	B1AB	

PART OF FS 1
SERIAL PERIPHERAL INTERFACE

SYMBOL NO. 3
SERIAL PERIPHERAL INTERFACE - C

DESIG	EOPT	LOC	CODE	ELEM	IDENT	OPT
SPI-C	05-32		JK7	A		


FS INFO ----- CP INFO -----

LEAD	FUNC	TERM.	DESTINATION	NOTE	TERM.	LOC
DESIG					MOD	
+5VB	PWR	000		203	+5V	
	PWR	119		203	+5V	
ACK10	0	003	2/1,3/1		ACK10	2H1
B000	1	202	1/2		B000	2A3
B010	1	201	1/2		B010	2A3
B020	1	300	1/2		B020	2A2
B030	1	002	1/2		B030	2A4
B040	1	101	1/2		B040	2A3
B050	1	100	1/2		B050	2A3
B120	1	301	1/2		B120	2A1
B130	1	302	1/2		B130	2A1
B140	1	001	1/2		B140	2A1
B150	1	203	1/2		B150	2A0
CLK	0	103	2/1,3/1 (2)7/1		CLK	2H6
ER0	1	117	2/1		ER0	3A7
GINF0	0	013	1/1		GINF0	3H3
GRDB	GRD	060		203	GRD	
	GRD	260		203	GRD	
	GRD	200		203	GRD	
INIT0	0	319	2/1,3/1		INIT0	2H1
	0	318	4/1,(2)7/1			
PL10B0	0	112	1/2		PL10B0	3H2
RC0	0	216	2/1,3/1		RC0	2H4
			4/1,(2)7/1			
RD0	0	007	2/1,3/1		RD0	2H5
			(2)7/1			
RSETD1	1	014	1/1		RSET1	3A8
	1	113	1/1		RSETD1	3A5
RSHPOA	1	111	1/2		RSHPOA	2A5
SCB10	1	010	1/2		SCB10	2A5
SCB20	1	102	1/2		SCB20	2A4
SD0	0	011	2/1,3/1		SD0	2H0
SPER1	0	114	1/1		SPER1	2H9
SPE1	1	018	1/2		SPE1	2A7
SST0	0	217	2/1,3/1		SST0	2H1
			4/4,(2)7/1			
STOPB0	1	118	1/2		STOPB0	2A8
STRTR1	0	110	1/2		STRTR1	3H6
SYNCO	10	303	2/1		SYNCO	2A5
WAIT0	1	104	2/1		WAIT0	2A7
101ST0	0	019	1/2		101ST0	2H8

PART OF FS 1
SYMBOL(S) 3

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		c2	5AC
BELL LABORATORIES	SD-1C904-01	B1CB	

PART OF FS 2
BUS TERMINATOR
INTERCONNECTION AND FLOW DIAGRAM



PART OF FS 2
INTERCONNECTION AND FLOW DIAGRAM

TAPE DATA CONTROLLER	DWG SIZE	ISSUE
	65	SAC
BELL LABORATORIES	SD-IC904-01	B2AA

PRINTED IN U.S.A.

PART OF FS 2

BUS TERMINATOR

SYMBOL/LEAD DESIGNATION

MNEMONIC	DEFINITION
+5VA	+5 VOLT POWER BUS A
ACKIO	ACKNOWLEDGE INTERRUPT COMMAND, ACTIVE LOW
BACRO	SERIAL BUFFER BUS CARRY PULSE INDICATING THAT THE ON-LINE (ACTIVE) DATA BUFFER HAS BEEN EITHER FILLED OR EMPTIED, ACTIVE LOW
BA16CRO	SERIAL BUFFER BUS 16 BIT CARRY PULSE INDICATING THAT A 16-BIT WORD HAS BEEN TRANSFERRED BETWEEN THE ON LINE DATA BUFFER AND THE DEVICE CONNECTED TO IT, ACTIVE LOW
BCLK	SERIAL BUFFER BUS CLOCK-SQUARE WAVE PULSE TRAIN WITH 600 NS PERIOD
BOFLO	SERIAL BUFFER BUS OVERFLOW INDICATION, ACTIVE LOW
BSHPO	SERIAL BUFFER BUS DATA SHIFT PULSE, ACTIVE LOW
CLK	COMMON PARALLEL BUS SQUARE WAVE CLOCK PULSE TRAIN WITH 600 NS PERIOD
CLKRO	CLOCK HOLDING REGISTER
ERO	REQUEST TO THE SPI TO TRANSMIT AN ERROR START CODE IN THE CURRENT STATUS REPLY TO THE CC, ACTIVE LOW
FILLO	SERIAL BUFFER BUS FILL OPERATION REQUEST, ACTIVE LOW
GOB1	GATE ONTO BUS
GPRO	REPLY FROM BT TO ACKNOWLEDGE THE RECEIPT OF A GPO REQUEST, LOW ACTIVE
GPO	REQUEST TO BT TO GENERATE PARITY OVER STATUS REPLY CURRENTLY RESIDING ON THE COMMON PARALLEL BUS
GRDA	GROUND RETURN FOR +5V POWER BUS A
IB0(0-5)1	INTERNAL BUFFERED BUS LEADS BITS 00 THROUGH 05
INFPHO	COMMON PARALLEL BUS PARITY BIT (ODD) OVER THE 8 HIGH-ORDER DATA BITS, LOW = LOGICAL ONE
INFPLO	COMMON PARALLEL BUS PARITY BIT (ODD) OVER THE 8 LOW-ORDER DATA BITS, LOW = LOGICAL ONE
INF(00-15)0	COMMON PARALLEL BUS BITS (00-15), LOW = LOGICAL ONE
INIT0	TDC INITIALIZE COMMAND, LOW ACTIVE
INTPO	CC-INTERRUPT FOR OFF-LINE BUFFER SERVICING, ACTIVE LOW
RCO	ADDRESS DEVICE TO RECEIVE THE DATA ON THE COMMON PARALLEL BUS AND INTERPRET THEM AS A COMMAND, LOW ACTIVE
RDO	ADDRESSED DEVICE TO RECEIVE THE DATA ON THE COMMON PARALLEL BUS, ACTIVE LOW
SDINO	SERIAL BUFFER BUS DATA INPUT TO THE BUFFER UNIT, LOW = LOGICAL ONE
SDOTO	SERIAL BUFFER BUS DATA OUTPUT FROM THE BUFFER UNIT, LOW = LOGICAL ONE
SDD	ADDRESSED DEVICE TO SEND DATA TO THE SPI ON COMMON PARALLEL BUS, ACTIVE LOW
SSTO	ADDRESSED DEVICE REQUESTED TO GATE A STATUS REPLY ON THE COMMON PARALLEL BUS, ACTIVE LOW

SYMBOL/LEAD DESIGNATION

MNEMONIC	DEFINITION
SYNCO	A SYNCHRONIZING SIGNAL TO THE SPI WHICH INDICATES THAT A DEVICE HAS SENSED A COMMAND ON THE PARALLEL BUS, ACTIVE LOW
WAITO	A REQUEST TO THE SPI TO WAIT UNTIL THE DEVICE HAS HAD TIME TO ACT UPON A COMMAND BEFORE REMOVING THAT COMMAND FROM THE COMMON PARALLEL BUS, ACTIVE LOW

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		C2	5AC
BELL LABORATORIES	SD-1C904-01	B2AB	

PART OF FS 2
BUS TERMINATOR

SYMBOL NO. 1
BUS TERMINATOR - A

SYMBOL NO. 2
BUS TERMINATOR - B

DESIG	EOPT LOC	CODE	ELEM IDENT	OPT
BT-A	05-17	JK8	A	
FS INFO				
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE
		118		
		201		
		301		
+5VA	PMR	000		203
	PMR	119		203
ACK10	I	115	1/3	
BACRO	I	300	3/4	
BA16CRO	I	213	3/4	
BCLK	I	314	3/2	
BOFLO	I	313	3/2	
BSHPO	I	019	4/3	
CLK	I	103	1/3	
CLKRO	O	003	2/2	
ERO	OT	117	3/1, 4/4 (2)7/1 1/3	
FILLO	I	316	4/3	
GOB1	O	004	2/2	
GPRO	O	101	1/1, 3/1 4/4, (2)7/1	
GPO	I	202	3/1	
GRDA	GRD	0GD		203
	GRD	2GD		203
	GRD	200		203
	GRD	319		203
IB001	I	110	2/2	
IB011	I	109	2/2	
IB021	I	009	2/2	
IB031	I	010	2/2	
IB041	I	011	2/2	
IB051	I	111	2/2	
INITO	I	116	1/3	
INTPO	OT	302	3/1	
	I		1/1	
RCO	I	216	1/3	
RDO	I	007	1/3	
SDINO	I	218	3/2	
SDOTO	I	018	3/4	
SDO	I	016	1/3	
SSTO	I	217	1/3	
SYNCO	OT	303	3/1, 4/4 (2)7/1 1/3	
WAITO	I		3/1, 4/4 (2)7/1 1/3	
	OT	104		
	I			

DESIG	EOPT LOC	CODE	ELEM IDENT	OPT
BT-B	05-16	JK9	A	
FS INFO				
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE
+5VA	PMR	000		203
	PMR	119		203
CLKRO	I	009	2/1	
GOB1	I	102	2/1	
GRDA	GRD	0GD		203
	GRD	2GD		203
	GRD	200		203
	GRD	319		203
IB001	O	117	2/1	
IB011	O	017	2/1	
IB021	O	018	2/1	
IB031	O	118	2/1	
IB041	O	013	2/1	
IB051	O	113	2/1	
INFPHO	OT	203	1/1	
INFPL0	OT	301	1/1	
INF000	O1	215	1/1	
INF010	O1	314	1/1	
INF020	O1	211	1/1	
INF030	O1	310	1/1	
INF040	O1	116	1/1	
INF050	O1	214	1/1	
INF060	O1	205	1/1	
INF070	O1	304	1/1	
INF080	O1	206	1/1	
INF090	O1	305	1/1	
INF100	O1	010	1/1	
INF110	O1	109	1/1	
INF120	O1	207	1/1	
INF130	O1	307	1/1	
INF140	O1	312	1/1	
INF150	O1	212	1/1	

CP INFO


TERM. MOD	LOC
BSPARE	2A6
INHBR0	2A8
STUFF0	2A8
ROY0	2H1
+5V	
+5V	
ACK10	2A4
BACRO	2A7
BA16CRO	2A8
BCLK	2A9
BOFLO	2A7
BSHPO	2A6
CLK	2A6
CLKRO	2H3
ERO	2H0
FILLO	2A9
GOB1	2H8
GPRO	2H6
GPO	2A5
GRD	
GRD	
GRD	
GRD	
IB001	2A1
IB011	2A1
IB021	2A0
IB031	2A0
IB041	2A0
IB051	2A0
INITO	2A4
INTPO	2H1
RCO	2A2
RDO	2A2
SDINO	2A7
SDOTO	2A7
SDO	2A3
SSTO	2A3
SYNCO	2H3
WAITO	2H7

PART OF FS 2
SYMBOL(S) 1 2

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		2	5AC
BELL LABORATORIES	SD-1C904-01	B2CA	

PART OF FS 3

BUFFER
INTERCONNECTION AND FLOW DIAGRAM



PART OF FS 3
INTERCONNECTION AND FLOW DIAGRAM

TAPE DATA CONTROLLER	DWG SIZE	ISSUE
	65	5AC
BELL LABORATORIES	SD-1C904-01	B3AA

PART OF FS 3

BUFFER

SYMBOL/LEAD DESIGNATION		SYMBOL/LEAD DESIGNATION		SYMBOL/LEAD DESIGNATION	
MNEMONIC	DEFINITION	MNEMONIC	DEFINITION	MNEMONIC	DEFINITION
+5VA	+5 VOLT POWER BUS A	INFPLO	COMMON PARALLEL BUS PARITY BIT (ODD) OVER THE 8 LOW-ORDER DATA BITS, LOW = LOGICAL ONE	STFILL0	FILL OPERATION IN PROGRESS STATUS INDICATION, ACTIVE LOW
+5VB	+5 VOLT POWER BUS B	INF(00-15)0	COMMON PARALLEL BUS BITS (00-15), LOW = LOGICAL ONE	STUFF0	DECODED OFF-LINE BUFFER STUFF COMMAND, ACTIVE LOW
-17.20V	INPUT TO BUFFER VOLTAGE REGULATOR	INIT0	TDC INITIALIZE COMMAND, LOW ACTIVE	SWB1	DECODED BUFFER SWITCH COMMAND, ACTIVE HIGH
ACK10	ACKNOWLEDGE INTERRUPT COMMAND, ACTIVE LOW	INTP0	CC-INTERRUPT FOR OFF-LINE BUFFER SERVICING, ACTIVE LOW	SYNCO	A SYNCHRONIZING SIGNAL TO THE SPI WHICH INDICATES THAT A DEVICE HAS SENSED A COMMAND ON THE PARALLEL BUS, ACTIVE LOW
BACR0	SERIAL BUFFER BUS CARRY PULSE INDICATING THAT THE ON-LINE (ACTIVE) DATA BUFFER HAS BEEN EITHER FILLED OR EMPTIED, ACTIVE LOW	I16BC1	16 BIT CARRY PULSE INDICATING THAT A 16-BIT WORD HAS BEEN TRANSFERRED BETWEEN THE OFF-LINE BUFFER AND THE INTERMEDIATE TRANSFER REGISTER, ACTIVE HIGH	TG.SEO1	TOGGLE THE FIRST ELEMENT OF THE OFF-LINE BUFFER SEQUENCER CHAIN ON A HIGH TO LOW TRANSITION
BA16CR0	SERIAL BUFFER BUS 16 BIT CARRY PULSE INDICATING THAT A 16-BIT WORD HAS BEEN TRANSFERRED BETWEEN THE ON-LINE DATA BUFFER AND THE DEVICE CONNECTED TO IT, ACTIVE LOW	LDD0	SERIAL DATA INPUT TO THE OFF-LINE BUFFER FROM THE INTERMEDIATE TRANSFER REGISTER, LOW = LOGICAL 1	UNLOAD0	INHIBIT PARALLEL PARITY CHECKING WHILE UNLOADING THE INTERMEDIATE TRANSFER REGISTER ONTO THE COMMON PARALLEL BUS, ACTIVE LOW
BCLK	SERIAL BUFFER BUS CLOCK - SQUARE WAVE PULSE TRAIN WITH 600 NS PERIOD	LDITR1	LOAD THE INTERMEDIATE TRANSFER REGISTER FROM THE COMMON PARALLEL BUS, ON A HIGH TO LOW TRANSITION	WAIT0	A REQUEST TO THE SPI TO WAIT UNTIL THE DEVICE HAS HAD TIME TO ACT UPON A COMMAND BEFORE REMOVING THAT COMMAND FROM THE COMMON PARALLEL BUS, ACTIVE LOW
BLK.CBR1	INHIBIT THE CLEARING OF THE BUFFER READY FLAG	LDPECK0	LOAD OPERATION PARITY CHECK DELAY, ACTIVE LOW. GUARANTEES THAT A PARALLEL PARITY ERROR IS REPORTED IN THE FOLLOWING STATUS REPLY	1ACT0	1024-BIT BUF1 IS ON-LINE (ACTIVE), ACTIVE LOW
BOFLO	SERIAL BUFFER BUS OVERFLOW INDICATION, ACTIVE LOW	LOAD0	ENABLES THE LOADING OF THE PARALLEL PARITY BITS INTO THE INTERMEDIATE TRANSFER REGISTER FROM THE COMMON PARALLEL BUS		
BR0	OFF-LINE BUFFER READY FOR SERVICING FLAG, ACTIVE LOW	MRSTA1	BUFFER MASTER RESET, ACTIVE HIGH		
BSHP0	SERIAL BUFFER BUS DATA SHIFT PULSE, ACTIVE LOW	OFLCLK1	CLOCK THE OFF-LINE BUFFER AND ITS ASSOCIATED COUNTER ON A HIGH TO LOW TRANSITION		
BUSY0	BUFFER BUSY - OFF-LINE BUFFER SEQUENCE IN PROGRESS, ACTIVE LOW	ONLCLK0	CLOCK THE ON-LINE BUFFER AND ITS ASSOCIATED COUNTER ON A LOW TO HIGH TRANSITION		
C.BR1	DECODED CLEAR BUFFER READY FLAG COMMAND, ACTIVE HIGH	PE1	PARALLEL PARITY ERROR, ACTIVE HIGH		
C.STC1	CLEAR THE STUFF COUNTER, ACTIVE HIGH	PN48	-48 VOLT POWER FROM TDC POWER SWITCH TO BUF CIRCUIT (SUPPLIED FROM -48VA)		
CLC01	CLEAR THE COUNTER ASSOCIATED WITH 1024-BIT BUFO, ACTIVE HIGH	PPEH0	PARALLEL PARITY ERROR IN THE HIGH ORDER BITS DURING ITR REGISTRATION, ACTIVE LOW		
CLC11	CLEAR THE COUNTER ASSOCIATED WITH 1024-BIT BUF1, ACTIVE HIGH	PPEL0	PARALLEL PARITY ERROR IN THE LOW ORDER BITS DURING ITR REGISTRATION, ACTIVE LOW		
CLK	COMMON PARALLEL BUS SQUARE WAVE CLOCK PULSE TRAIN WITH 600 NS PERIOD	RC0	ADDRESS DEVICE TO RECEIVE THE DATA ON THE COMMON PARALLEL BUS AND INTERPRET THEM AS A COMMAND, LOW ACTIVE		
CLKITR0	SERIALLY SHIFT THE INTERMEDIATE TRANSFER REGISTER ON THE TRAILING EDGE OF A LOW-GOING PULSE	RDO	ADDRESSED DEVICE TO RECEIVE THE DATA ON THE COMMON PARALLEL BUS, ACTIVE LOW		
DV.FILL1	DECODED ON-LINE BUFFER FILL MAINTENANCE COMMAND, ACTIVE LOW	SDINO	SERIAL BUFFER DATA INPUT TO THE BUFFER UNIT, LOW = LOGICAL ONE		
ENDT0	ENABLE DATA TRANSFER - GATE THE INTERMEDIATE TRANSFER REGISTER ONTO THE COMMON PARALLEL BUS, ACTIVE LOW	SDITR0	SERIAL DATA INPUT TO INTERMEDIATE TRANSFER REGISTER FROM THE OFF-LINE BUFFER, LOW = LOGICAL 1		
ERO	REQUEST TO THE SPI TO TRANSMIT AN ERROR START CODE IN THE CURRENT STATUS REPLY TO THE CC, LOW ACTIVE	SDOT0	SERIAL BUFFER BUS DATA OUTPUT FROM THE BUFFER UNIT, LOW = LOGICAL ONE		
FILLO	SERIAL BUFFER BUS FILL OPERATION REQUEST, ACTIVE LOW	SDO	ADDRESSED DEVICE TO SEND DATA TO THE SPI ON THE COMMON PARALLEL BUS, ACTIVE LOW		
GPR0	REPLY FROM BT TO ACKNOWLEDGE THE RECEIPT OF A GPO REQUEST, LOW ACTIVE	SHIFT1	INTERMEDIATE TRANSFER REGISTER SERIAL SHIFT MODE, ACTIVE HIGH		
GPO	REQUEST TO BT TO GENERATE PARITY OVER THE STATUS REPLY CURRENTLY RESIDING ON THE COMMON PARALLEL BUS	SST0	ADDRESSED DEVICE REQUESTED TO GATE A STATUS REPLY ON THE COMMON PARALLEL BUS, ACTIVE LOW		
GRDA	GROUND BUS A	ST.CLK0	STOP THE BUFFER CLOCK, ACTIVE LOW		
GRDB	GROUND BUS B				
INFPHO	COMMON PARALLEL BUS PARITY BIT (ODD) OVER THE 8 HIGH-ORDER DATA BITS, LOW = LOGICAL ONE				

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		C2	SAC
BELL LABORATORIES	SD-1C904-01	B3AB	

PART OF FS 3
BUFFER

SYMBOL NO. 1
BUFFER - A

SYMBOL NO. 1 (CONT)
BUFFER - A

SYMBOL NO. 2 (CONT)
BUFFER - B

SYMBOL NO. 4
BUFFER - D


DESIG	EQPT LOC	CODE	ELEM IDENT	OPT
BUF-A	05-31	JK10	A	
FS INFO				
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE
+5VB	PWR	000		203
	PWR	119		203
ACK10	I	308	1/3	
BLK.CBR1	I	005	3/2	
BOFLO	I	207	3/2	
BR0	I	004	3/2	
BUSY0	L	302	3/2	
C.BR1	D	105	3/2	
C.STC1	D	111	3/2	
CLC01	D	309	3/4	
CLC11	D	008	3/4	
CLK	I	305	1/3	
DV.FILL1	D	110	3/2	
ENDT0	D	109	3/3	
ERO	DT	304	2/1	
GPRO	I	019	2/1	
GPO	DT	117	4/4, (2)7/1	
	I		1/1, 2/1	
GRDB	GRD	0GD		203
	GRD	2GD		203
	GRD	200		203
INF000	GRD	319		203
	OT	003	3/1	
	I	013	1/1	
INF010	OT	016	1/1	
	OT	100	1/1	
	I	113	1/1	
INF020	I	014	1/1	
INF030	OT	002	1/1	
	I	114	1/1	
INF040	I	012	1/1	
INF050	I	112	1/1	
INF060	OT	101	1/1	
INF070	OT	102	1/1	
INF080	OT	201	1/1	
INF090	OT	315	1/1	
INF100	I	217	1/1	
	OT	314	1/1	
	I	216	1/1	
INF110	OT	214	1/1	
	I	011	1/1	
INF120	OT	213	1/1	
	I	313	1/1	
INF130	OT	306	1/1	
	I	007	1/1	
INF140	OT	206	1/1	
	I	106	1/1	
INF150	OT	300	1/1	
INIT0	I	006	1/1	
INTPO	OT	017	2/1	
LDITR1	O	203	3/3	
LDPCKD0	I	318	3/2	
LOAD0	O	215	3/3	
MRSTA1	O	204	3/2	
PE1	I	001	3/2	
RC0	I	118	1/3	

DESIG	EQPT LOC	CODE	ELEM IDENT	OPT
BUF-A	05-31	JK10	A	
FS INFO				
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE
R00	I	115	1/3	
S00	I	018	1/3	
SST0	I	116	1/3	
ST.CLK0	O	108	3/2	
STFILL0	I	104	3/2	
STUFF0	O	212	3/2	
SMB1	O	009	3/2	
SYNCO	OT	103	2/1	
TG.SEQ1	O	010	3/2	
UNLOAD0	O	209	3/2	
WAIT0	OT	015	2/1	
1ACT0	I	208	3/2	
CP INFO				
TERM. MOD	LOC			
R00	2A3			
S00	2A2			
SST0	2A3			
ST.CLK0	2H1			
STFILL0	3A2			
STUFF0	3H6			
SMB1	3H4			
SYNCO	2H2			
TG.SEQ1	3H5			
UNLOAD0	3H6			
WAIT0	2H4			
1ACT0	3A9			
SYMBOL NO. 2 BUFFER - B				
DESIG	EQPT LOC	CODE	ELEM IDENT	OPT
BUF-B	05-29	JK11	A	
FS INFO				
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE
+5VA	PWR	000		203
	PWR	119		203
BACR0	I	018	3/4	
BCLK	O	116	2/1	
BLK.CBR1	O	007	3/1	
BOFLO	O	017	2/1, 3/1	
			4/3, (2)7/1	
BR0	O	015	3/1, (2)7/1	
BSHP0	I	019	4/3	
BUSY0	O	100	3/1	
C.BR1	I	013	3/1	
C.STC1	I	012	3/1	
CLK.ITR0	O	003	3/3	
DV.FILL1	I	115	3/1	
FILL0	I	016	4/3	
GRDA	GRD	0GD		203
	GRD	2GD		203
	GRD	200		203
GRD	319			203
116BC1	I	105	3/4	
LDPCKD0	O	010	3/1	
MRSTA1	I	014	3/1	
OFCLK1	O	103	3/4	
ONCLK0	O	113	3/4	
PE1	O	111	3/1	
PPEH0	I	002	3/3	
PPELO	I	102	3/3	
SDINO	OT	117	4/3, (2)7/2	
	I		2/1, 3/4	
SDOT0	I	118	3/4	
SHIFT1	O	004	3/3	
ST.CLK0	I	101	3/1	
CP INFO				
TERM. MOD	LOC			
+5V				
+5V				
BACR0	3A2			
BCLK	2H7			
BLK.CBR1	3H5			
BOFLO	3H4			
BR0	3H6			
BSHP0	2A9			
BUSY0	2H3			
C.BR1	3A1			
C.STC1	2A5			
CLK.ITR0	2H3			
DV.FILL1	2A8			
FILL0	2A8			
GRD				
116BC1	3A1			
LDPCKD0	2H1			
MRSTA1	2A5			
OFCLK1	2H2			
ONCLK0	3H3			
PE1	2H0			
PPEH0	2A0			
PPELO	2A0			
SDINO	3H0			
SDOT0	3A0			
SHIFT1	2H4			
ST.CLK0	2A6			

DESIG	EQPT LOC	CODE	ELEM IDENT	OPT
BUF-B	05-29	JK11	A	
FS INFO				
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE
STFILL0	O	011	3/1	
STUFF0	I	107	3/1	
SMB1	I	112	3/1	
TG.SEQ1	I	104	3/1	
UNLOAD0	I	001	3/1	
1ACT0	O	114	3/1, 3/4	
CP INFO				
TERM. MOD	LOC			
STFILL0	2H9			
STUFF0	2A0			
SMB1	3A5			
TG.SEQ1	2A2			
UNLOAD0	2A0			
1ACT0	3H4			
SYMBOL NO. 3 BUFFER - C				
DESIG	EQPT LOC	CODE	ELEM IDENT	OPT
BUF-C	05-28	JK12	A	
FS INFO				
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE
+5VA	PWR	000		203
	PWR	119		203
-17.20V	OT	018	3/3	
	OT	118		
CLK.ITR0	I	015	3/2	
ENDT0	I	104	3/1	
GRDA	GRD	0GD		203
	GRD	2GD		203
	GRD	200		203
GRD	319			203
INFPH0	O	101	1/1	
INFPL0	O	005	1/1	
INF000	O	116	1/1	
INF010	O	216	1/1	
INF020	O	016	1/1	
INF030	O	315	1/1	
INF040	O	113	1/1	
INF050	O	215	1/1	
INF060	O	013	1/1	
INF070	O	214	1/1	
INF080	O	006	1/1	
INF090	O	207	1/1	
INF100	O	105	1/1	
INF110	O	305	1/1	
INF120	O	003	1/1	
INF130	O	203	1/1	
INF140	O	102	1/1	
INF150	O	301	1/1	
LDD0	O	017	3/4	
LDITR1	I	004	3/1	
LOAD0	I	106	3/1	
PN48	I	217	6/3	
	I	317	6/3	
PPEH0	O	103	3/2	
PPELO	O	114	3/2	
SDITR0	I	002	3/4	
SHIFT1	I	014	3/2	
CP INFO				
TERM. MOD	LOC			
LDD1	2G9			
+5V				
+5V				
-17.20V	2G9			
-17.20V	2G9			
CLK.ITR0	2A3			
ENDT0	2A0			
GRD				
INFPH0	2H3			
INFPL0	2H6			
INF000	2H6			
INF010	2H6			
INF020	2H5			
INF030	2H5			
INF040	2H4			
INF050	2H4			
INF060	2H4			
INF070	2H4			
INF080	2H2			
INF090	2H2			
INF100	2H2			
INF110	2H2			
INF120	2H1			
INF130	2H1			
INF140	2H1			
INF150	2H0			
LDD0	2G9			
LDITR1	2A6			
LOAD0	2A7			
PN48	2A9			
PPEH0	2H3			
PPELO	2H7			
SDITR0	2A0			
SHIFT1	2A3			

DESIG	EQPT LOC	CODE	ELEM IDENT	OPT
BUF-D	05-27	JK13	A	
FS INFO				
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE
+5VA	PWR	000		203
	PWR	119		203
-17.20V	I	018	3/3	
	I	117	3/3	
BACR0	O	107	2/1, 3/2	
			4/3, (2)7/1	
BA16CR0	O	006	2/1	
CLC01	I	012	3/1	
CLC11	I	115	3/1	
GRDA	GRD	0GD		203
	GRD	2GD		203
	GRD	200		203
GRD	319			203
116BC1	O	016	3/2	
LDD0	I	014	3/3	
OFCLK1	I	210	3/2	
ONCLK0	I	309	3/2	
SDINO	I	015	3/2	
SDITR0	O	114	3/3	
SDOT0	O	208	2/1, 3/2	
			4/3, (2)7/2	

PART OF FS 3
 BUFFER
 COMPOSITE DIAGRAM 1
 FUNCTIONAL BLOCK DIAGRAM OF BUFFER



PART OF FS 3
 COMPOSITE DIAGRAM 1

TAPE DATA CONTROLLER	DWG SIZE	ISSUE
	65	2A
BELL LABORATORIES	SD-1C904-01	B3GA

PRINTED IN U.S.A.

PART OF FS 3

BUFFER

COMPOSITE DIAGRAM 2

BUFFER SWITCH BLOCK DIAGRAM; COMMAND SEQUENCE FLOWCHARTS






FIG. 1



EXAMPLE OF A BUFFER COMMAND SEQUENCE
3ACC TO CTC BLOCK TRANSFER
FIG. 2



EXAMPLE OF A BUFFER COMMAND SEQUENCE
CTC TO 3ACC BLOCK TRANSFER
FIG. 3

PART OF FS 3
COMPOSITE DIAGRAM 2

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		65	2A
BELL LABORATORIES	SD-1C904-01	B3GB	

PRINTED IN U.S.A.

PART OF FS 3
BUFFER

COMPOSITE DIAGRAM 3
TIMING DIAGRAMS FOR COMMON PARALLEL BUS
COMMUNICATION AND OFF-LINE SEQUENCING










FIG. 5

FIG. 6

FIG. 4

PART OF FS 3
COMPOSITE DIAGRAM 3

TAPE DATA CONTROLLER	DWG SIZE	ISSUE
	65	2A
BELL LABORATORIES	SD-IC904-01	B3GC

PRINTED IN U.S.A.

PART OF FS 3

BUFFER

COMPOSITE DIAGRAM 4

OFF - LINE SHIFTING - LOAD OR UNLOAD OPERATION




FIG. 7

PART OF FS 3
COMPOSITE DIAGRAM 4

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		65	2A
BELL LABORATORIES	SD-1C904-01	B3GD	

PRINTED IN U.S.A.

PART OF FS 3

BUFFER

COMPOSITE DIAGRAM 5
OFF-LINE SHIFTING - STUFF OPERATION




FIG. 8

PART OF FS 3
COMPOSITE DIAGRAM 5

TAPE DATA CONTROLLER		2	DWG SIZE	ISSUE
			65	2A
BELL LABORATORIES	SD-IC904-01		B3GE	

PRINTED IN U.S.A.

PART OF FS 3
BUFFER

COMPOSITE DIAGRAM 6
ON - LINE SHIFTING





FIG. 9

PART OF FS 3
COMPOSITE DIAGRAM 6

TAPE DATA CONTROLLER		2	DWG SIZE	ISSUE
			65	2A
BELL LABORATORIES	SD-IC904-01			B3GF

PRINTED IN U.S.A.

PART OF FS 3
BUFFER

COMPOSITE DIAGRAM 7
①N - LINE SHIFTING - FILL OPERATION

FILL OPERATION (CTTC OR 5ACC REQUESTED)




FIG. 10

PART OF FS 3
COMPOSITE DIAGRAM 7

TAPE DATA CONTROLLER		②	DWG SIZE	ISSUE
			65	2A
BELL LABORATORIES	SD-IC904-01			B3GG


PRINTED IN U.S.A.

PART OF FS 3

BUFFER

COMPOSITE DIAGRAM 8

FUNCTIONAL DETAILED DIAGRAM OF BUFFER



TAPE DATA CONTROLLER		DWG SIZE 65	ISSUE 2A
BELL LABORATORIES	SD-IC904-01	B3GH	

PART OF FS 3
COMPOSITE DIAGRAM 8

PRINTED IN U.S.A.

PART OF FS 3

BUFFER

COMPOSITE DIAGRAM 9

GENERAL INFORMATION AND DESCRIPTION OF BUFFER

1. GENERAL INFORMATION

THE BUFFER UNIT (BUF) IS A TEMPORARY SERIAL MEMORY DEVICE FOR BUFFERING DATA TRANSFERS BETWEEN THE SACC AND SERIAL DEVICES ON THE TDC COMMON PARALLEL BUS. BUF IS ESSENTIALLY BUILT AROUND TWO 1024-BIT SHIFT REGISTERS (BUFO, BUF1), WHICH ARE MAINTAINED IN OPPOSITE BUT SWITCHABLE ON-LINE/OFF-LINE STATES. AN ON-LINE BUFFER IS THAT SHIFT REGISTER WHICH IS CONNECTED TO THE SERIAL BUFFER BUS PRESENTLY SERVING THE CARTRIDGE TAPE TRANSPORT CONTROLLER (CTTC). AN OFF-LINE BUFFER IS THAT SHIFT REGISTER WHICH IS CONNECTED INDIRECTLY (THROUGH A SERIAL/PARALLEL CONVERTER) TO THE COMMON PARALLEL BUS AND MAY BE SERVICED BY THE SACC. THE DUAL BUFFER STRUCTURE DESCRIBED ALLOWS THE SACC IN SERVICE THE OFF-LINE BUFFER AT ITS CONVENIENCE WHILE A CTTC/OFF-LINE BUFFER SERIAL CONVERSATION PROGRESSES AT THE CTTC DATA RATE. THE ON-LINE/OFF-LINE BUFFER STATUS SWITCHES AT THE COMPLETION OF EACH 1024-BIT DATA TRANSFER ON THE SERIAL BUS, TRANSPARENTLY PROVIDING THE SACC WITH A FRESH BUFFER WHILE FLAGGING AN OFF-LINE BUFFER SERVICE REQUEST. BUF INCLUDES FEATURES FOR TRANSFERRING VARIABLE LENGTH DATA BLOCKS IN 16-BIT WORD INCREMENTS.

THE BUF FUNCTIONAL PARTITION DIRECTLY CORRESPONDS TO THE PHYSICAL PARTITION OF THE CIRCUIT ONTO FOUR BOARDS, AS SHOWN IN COMPOSITE DIAGRAM 1. BUF-A (J110) INTERFACES WITH THE COMMON PARALLEL BUS AND PERFORMS BUF ADDRESS AND COMMAND DECODING. BUF-C (J112) PROVIDES THE SERIAL/PARALLEL CONVERSION CAPABILITY NECESSARY TO TRANSFER DATA BETWEEN THE COMMON PARALLEL BUS AND THE 1024-BIT SHIFT REGISTERS LOCATED ON BUF-D (J113). BUF-C ALSO INCLUDES PARITY CHECKING AND GENERATION CIRCUITS. BUF-B (J111) PERFORMS THE SEQUENCING INVOLVED IN STEERING DATA THROUGH THE BUFFER.

2. GENERAL DESCRIPTION

2.1 ADDRESS DECODING

BUF RESIDES AS A PERIPHERAL DEVICE ON THE COMMON PARALLEL BUS FOR WHICH THE COMMUNICATIONS PROTOCOL HAS BEEN DESCRIBED IN FS 1 AND FS 2. BUF IS ASSIGNED DEVICE CODE 13. THE APPEARANCE OF THIS DEVICE CODE ON THE SIX LOW-ORDER BUS INFORMATION LEADS, ACCOMPANYING AN ACTIVE AC BUS CONTROL LEAD, ADDRESSES BUF AND ENABLES THE DECODING OF COMMAND INFORMATION ON THE TEN HIGH-ORDER BUS INFORMATION LEADS. ONCE SELECTED, BUF LATCHES INTO AN ADDRESSED STATE, TURNING ITSELF ON TO FURTHER PARALLEL BUS COMMUNICATION. BUF IS DESELECTED UPON THE RECEIPT OF AN RC SIGNAL ACCOMPANIED BY OTHER THAN A 13 DEVICE CODE.

2.2 COMMAND DECODING

CODED COMMAND INFORMATION IS BROUGHT INTO THE COMMAND DECODER ON THE THREE HIGHEST ORDER BUS INFORMATION LEADS. THE DECODER RESPONDS BY DRIVING CONTROL CIRCUITS WHICH PERFORM OR INITIATE THE ACTION SPECIFIED BY THE CODE. THE EIGHT 3-BIT CODES FOLLOW:

OCTAL CODE (INF19-INF13)	ACTION
0	NOP. INDICATES A STATUS REQUEST WILL FOLLOW.
1	CLEARs THE BR (BUFFER READY) FLAG, INDICATING THE SACC HAS COMPLETED SERVICING THE OFF-LINE BUFFER. (THE BR IS RAISED TO REQUEST SACC SERVICING OF THE OFF-LINE BUFFER.)
2	LOADS THE 4-BIT STATE REGISTER FROM PARALLEL BUS LEADS INF09 THROUGH INF12.
3	INITIATES AN ON-LINE BUFFER FILL OPERATION. A FILL OPERATION CAUSES THE DATA QUEUE IN THE ON-LINE BUFFER TO BE STEPPED TO THAT BUFFER'S OUTPUT IF NOT ALREADY THERE.
4	NOT USED.
5	CLEARs THE COUNTER ASSOCIATED WITH THE OFF-LINE BUFFER.
6	SWITCHES THE ON-LINE/OFF-LINE STATUS OF BUFO AND BUF1.
7	RESETS BUF CIRCUITS. BUF REMAINS IN AN ADDRESSED STATE.

THE STATE REGISTER BIT DESIGNATIONS FOLLOW. THE FIRST THREE ARE USED TO SELECT DIFFERENT OFF-LINE BUFFER OPERATIONAL MODES.

INF LEAD	STATE REGISTER BIT
12	STUFF. A STUFF OPERATION CAUSES THE DATA QUEUE IN THE OFF-LINE BUFFER TO BE STEPPED TO THAT BUFFER'S OUTPUT IF NOT ALREADY THERE.
11	UNLOAD. AN UNLOAD OPERATION IS DEFINED BY A 16-BIT DATA TRANSFER FROM THE OFF-LINE BUFFER TO THE SACC.
10	LOAD. A LOAD OPERATION IS DEFINED BY A 16-BIT DATA TRANSFER FROM THE SACC TO THE OFF-LINE BUFFER.
9	INTOFF. INHIBITS BUF ASSERTION OF THE PARALLEL BUS INTERRUPT LEAD INTPO. (INTPO IS OTHERWISE ASSERTED BY A RAISED BR FLAG.)

2.3 OFF-LINE BUFFER OPERATIONS

THE INTERMEDIATE TRANSFER REGISTER (ITR) PERFORMS SERIAL/PARALLEL CONVERSION IN ALL DATA TRANSFERS BETWEEN THE OFF-LINE BUFFER AND THE SACC. IN A LOAD OPERATION, THE ITR ACCEPTS DATA APPEARING ON THE 16-PARALLEL BUS INFORMATION LEADS. THE BUS PARITY BITS ARE LOADED INTO AN AUXILIARY 2-BIT REGISTER. THE PARALLEL LOADING OF THE ITR OCCURS IN RESPONSE TO A SIGNAL ON THE BUS CONTROL LEAD RDY (NOTE THAT BUF MUST BE ADDRESSED). PARITY JPSER MARKING ON THE ITR OUTPUTS MATCH THE PARALLEL DATA PARITY WITH THE REGISTERED PARITY BITS TO CHECK FOR BUS PARITY ERRORS. BARRING THE OCCURRENCE OF A PARALLEL PARITY ERROR, THE ITR ENTERS A SERIAL SHIFT MODE AND THE 16 DATA BITS ARE CLOCKED INTO THE OFF-LINE BUFFER UNDER CONTROL OF THE SEQUENCER ON BUF-B. A COUNTER ASSOCIATED WITH THE OFF-LINE BUFFER SIGNALS THE SEQUENCER WHEN 15 BITS HAVE BEEN TRANSFERRED. A DETECTED PARALLEL PARITY ERROR WILL INHIBIT SERIAL SHIFTING OF THE ITR.

IN AN UNLOAD OPERATION, THE SEQUENCER MOVES 16 BITS FROM THE OFF-LINE BUFFER INTO THE ITR (WHICH IS IN A SERIAL SHIFT MODE). THE PARITY TREES GENERATE ODD PARITY OVER THE HIGH AND LOW BYTES OF THE DATA WORD. THE DATA AND PARITY ARE GATED ONTO THE PARALLEL BUS BY BUS CONTROL SIGNAL SDI.

THE ITR IS NOT INVOLVED IN A STUFF OPERATION. STUFF SEQUENCING CAUSES ZEROS TO BE SHIFTED INTO THE OFF-LINE BUFFER TO PAD OUT A BUFFER CONTAINING LESS THAN 1024 DATA BITS.

2.4 ON-LINE BUFFER OPERATIONS

THE ON-LINE BUFFER FORMS THE DATA PORT OF A SERIAL BUFFER BUS WHICH PRESENTLY SERVES ONLY THE CTTC. THE SERIAL BUFFER BUS INCLUDES SEVERAL CONTROL AND STATUS LEADS WHICH ALLOW THE CTTC TO CONTROL THE MOVEMENT OF DATA INTO AND OUT OF THE ON-LINE BUFFER WITHOUT INTERFERING WITH OFF-LINE OPERATIONS OR EVEN REQUIRING BUF TO BE ADDRESSED. IN PARTICULAR, THE CTTC-DRIVEN BUFFER SHIFT PULSE CONTROL LEAD (BSHPC) DIRECTLY CLOCKS THE ON-LINE BUFFER. A DATA BIT APPEARING ON THE SERIAL DATA INPUT LEAD IS CLOCKED INTO THE BUFFER BY BSHPO WHILE A DATA BIT AT THE BUFFER INPUT IS PRESENTED ON THE SERIAL DATA OUTPUT LEAD. A COUNTER ASSOCIATED WITH THE ON-LINE BUFFER PROVIDES A MARKER PULSE (BMSRO) ON THE SERIAL BUS WHICH INDICATES THE COMPLETION OF EACH 16-BIT ON-LINE DATA TRANSFER. A 1024-BIT MARKER PULSE (BACRO) IS ALSO AVAILABLE TO DEVICES ON THE SERIAL BUFFER BUS.

A FILL OPERATION CAN BE INITIATED BY THE CTTC (VIA SERIAL BUFFER BUS LEAD FILL) TO PAD OUT A BUFFER TO WHICH THE CTTC HAS TRANSFERRED LESS THAN 1024 BITS. FILL CAN ALSO BE INITIATED BY A SACC COMMAND FOR MAINTENANCE PURPOSES. IN EITHER CASE, THE ON-LINE BUFFER IS ADVANCED BY THE BUF SEQUENCER UNTIL BACRO IS DETECTED. THE ON-LINE BUFFER MAY BE RECIRCULATED OR BEES PADDED DURING A FILL OPERATION, DEPENDING ON THE STATE OF THE SERIAL DATA INPUT LEAD.

2.5 BUFFER SWITCHING

DATA AND CLOCK INFORMATION IS STEERED TO OR FROM THE PROPER BUFFER BY MULTIPLEXER SWITCHING DIRECTLY CONTROLLED BY THE STATE OF THE ACT F/F. BUFFER INITIALIZATION FORCES ACT INTO STATE SHOWN IN FIGURE 1 (SHT B36B) WITH BUFO OFF-LINE AND BUF1 ON-LINE. COUNTER CNT0 (ASSOCIATED WITH BUFO) IS CONFIGURED TO THE OFF-LINE CLOCK ALONG WITH BUFO WHILE CNT1 AND BUF1 ARE CONFIGURED TO THE ON-LINE CLOCK SOURCE. TOGGING ACT RESULTS IN A REVERSAL OF THE ON-LINE/OFF-LINE STATUS OF BUFO, BUF1, AND THEIR ASSOCIATED COUNTERS. SUBSEQUENT CHANGES IN THE STATE OF THE ACT F/F YIELD SIMILAR BUFFER REVERSALS. THE BR FLAG IS SET BY THE ON-LINE BUFFER COUNTER BACRO SIGNAL AND INDICATES THAT THE ON-LINE BUFFER HAS BEEN CLOCKED 1024 TIMES AND NOW REQUIRES SERVICING BY THE SACC. RAISING THE BR FLAG NORMALLY ASSERTS THE PARALLEL BUS INTERRUPT LEAD (INTPO) UNLESS STATE REGISTER BIT INTOFF IS SET. RAISING THE BR FLAG ALSO TOGGLES THE ACT F/F, SWITCHING THE BUFFERS. THE SACC MAY THEN SERVICE THE NEW OFF-LINE BUFFER AND RETIRE THE BR FLAG UPON COMPLETION. IF THE SACC DOES NOT MANAGE TO RETIRE THE BR FLAG BEFORE CURRENT ON-LINE BUFFER OPERATIONS ARE COMPLETE (INDICATED BY BACRO), A BUFFER SWITCH WILL NOT OCCUR. THE BDFL F/F (BUFFER OVERFLOW) IS SET, AND ALL SUBSEQUENT CLOCK SIGNALS TO THE ON-LINE BUFFER ARE CUT OFF. THE STRANDED ON-LINE BUFFER MAY BE BROUGHT OFF-LINE BY A SACC COMMAND TO SWITCH BUFFERS, TOGGING ACT THROUGH THE COMMAND DECODER. DATA IN THIS BUFFER MAY THEN BE RETRIEVED BY SUCCESSIVE UNLOAD OPERATIONS.

2.6 STATUS REPLIES

BUF STATUS, ACCOMPANIED BY A 13 DEVICE CODE, IS REPORTED ON THE PARALLEL BUS IN RESPONSE TO A SST CONTROL SIGNAL. THE STATUS BIT DESIGNATIONS FOLLOW:

INF. BIT	STATUS BIT	STATUS WHEN ACTIVE
15	FILL	FILL OPERATION IN PROGRESS.
14	BDFL	BUFFER OVERFLOW CONDITION EXISTS.
13	1ACT	BUF1 IS PRESENTLY ACTIVE (ON-LINE).
12	STUFF	STATE REGISTER STUFF BIT SET AND STUFF OPERATION INITIATED.
11	UNLOAD	STATE REGISTER UNLOAD BIT SET AND UNLOAD OPERATION INITIATED.
10	LOAD	STATE REGISTER LOAD BIT SET AND ITR IN PARALLEL LOAD MODE.
9	INTOFF	INTERRUPT LEAD DISABLED.
8	RDY	NO OFF-LINE BUFFER SEQUENCING OPERATIONS ARE CURRENTLY IN PROGRESS.
7	BR	OFF-LINE BUFFER READY FOR SERVICING.
6	PPE	PARALLEL PARITY ERROR ENCOUNTERED.

BITS 5-0 CONTAIN THE 13 DEVICE CODE. BUF BUS TIMING LOGIC USES PARALLEL BUS LEAD GPO TO REQUEST PARITY GENERATION OVER THE STATUS WORD BY THE BUS TERMINATOR.

2.7 DATA BLOCK TRANSFER COMMAND SEQUENCES

2.7.1 BLOCK TRANSFERS FROM SACC TO CTTC

AN EXAMPLE BUF COMMAND SEQUENCE FOR MOVING A BLOCK OF DATA FROM THE SACC TO THE CTTC IS FLOWCHARTED IN FIGURE 2 AND DESCRIBED BELOW.

BUF SHOULD BE INITIALIZED INTO A KNOWN STATE VIA A TDC SYSTEM INITIALIZATION SIGNAL ON PARALLEL BUS LEAD INITO OR BY A BUF RESET COMMAND. THE LOAD BIT MUST THEN BE SET IN THE STATE REGISTER TO ENABLE THE REGISTRATION OF PARALLEL PARITY BITS. THE INTOFF BIT IS ALSO SET IN

THIS EXAMPLE, A SERIES OF LOAD OPERATIONS TRIGGERED BY RD COMMANDS BEGINS, EACH RD MOVING A 16-BIT DATA WORD THROUGH THE ITR AND INTO BUFO. WHEN THE 64-WORD CAPACITY OF BUFO IS REACHED (ASSUMING A DATA BLOCK GREATER THAN 64 WORDS FOR SIMPLICITY), BUFO IS SWITCHED ON-LINE AND THE CTTC IS ALERTED THAT IT IS TO RECEIVE A DATA BLOCK. LOAD OPERATIONS CONTINUE ON BUF1. WHEN BUF1 HAS BEEN LOADED TO ITS 64-WORD CAPACITY, OFF-LINE BUFFER OPERATIONS ARE SUSPENDED AND BUF STATUS REQUESTS MUST BE PERIODICALLY MADE TO CHECK THE STATE OF THE BR FLAG SINCE THE INTERRUPT FACILITY IS INHIBITED.

THE CTTC BEGINS TO DEplete THE ON-LINE BUFFER. A STATUS REPLY INDICATING THAT THE BR FLAG HAS BEEN RAISED IMPLIES A BUFFER SWITCH HAS OCCURRED AND OFF-LINE LOADING OPERATIONS CAN CONTINUE. AS BUF COMPLETES THE LOADING OF AN OFF-LINE BUFFER, THE BR FLAG IS CLEARED. IT IS IMPORTANT THAT THE OFF-LINE LOADING OF THE SECOND BUFFER BE COMPLETED BEFORE THE FIRST BR FLAG IS RAISED; OTHERWISE, AN OVERFLOW SITUATION OCCURS (A PREMATURE BUFFER SWITCH) BUT BDFL DOESN'T GET SET.

FOR DATA BLOCKS WHICH ARE NOT MULTIPLES OF 64 WORDS, THE FINAL BUFFER IS PARTIALLY LOADED, THE COUNTER ASSOCIATED WITH THAT OFF-LINE BUFFER IS CLEARED TO MARK THE NUMBER OF DATA WORDS IN THE BUFFER, A STUFF OPERATION IS INITIATED, AND THE BR FLAG IS CLEARED AT THE COMPLETION OF THE STUFF.

2.7.2 BLOCK TRANSFERS FROM CTTC TO SACC

AN EXAMPLE BUF COMMAND SEQUENCE FOR MOVING A BLOCK OF DATA FROM THE CTTC TO THE SACC IS FLOWCHARTED IN FIGURE 3. BUF SHOULD BE INITIALIZED AT THE START. AN ACKNOWLEDGED BUF INTERRUPT INDICATES THAT THE BR HAS BEEN RAISED AND BUF1 HAS JUST BEEN SWITCHED OFF-LINE FOR SERVICING. THE UNLOAD BIT IS SET IN THE STATE REGISTER WHICH ADVANCES THE FIRST DATA WORD INTO THE ITR. AN SD COMMAND WILL GATE THE ITR ONTO THE PARALLEL BUS AND ADVANCE THE NEXT WORD INTO THE ITR. 64 SD COMMANDS ARE REQUIRED TO MOVE A FULL BUFFER OF DATA TO THE SACC, AFTER WHICH THE OFF-LINE COUNTER IS CLEARED. THE BR FLAG IS RETIRED AND THE SACC WAITS FOR THE NEXT INTERRUPT. NOTE THAT THE UNLOAD STATE MUST BE SET EACH TIME A BUFFER IS TO BE DUMPED TO THE SACC IN ORDER TO GET THE FIRST WORD OF EACH BUFFER INTO THE ITR.

THE CTTC MUST REQUEST A FILL OPERATION ON THE LAST ON-LINE BUFFER IF THE BLOCK LENGTH IS NOT A MULTIPLE OF 64 WORDS.

3. SEQUENCE INFORMATION

COMPOSITE DIAGRAM 8 PROVIDES A FUNCTIONAL REFERENCE DRAWING FOR TIMING DIAGRAMS THAT FOLLOW, AND AS SUCH IS NOT MEANT TO OFFER AN ACCURATE GATE LEVEL DESCRIPTION. THE BUF OPS DRAWINGS SHOULD BE REFERENCED FOR GATE LEVEL RESOLUTION. A TIMING DIAGRAM MNEMONIC ENDING IN 0 OR 1 DIRECTLY CORRESPONDS TO A PHYSICAL CIRCUIT LEAD WHOSE LOGIC POLARITY WILL BE CORRECTLY INDICATED ON THE DIAGRAM.

PART OF FS 3
COMPOSITE DIAGRAM 9

TAPES DATA CONTROLLER		DWG SIZE	ISSUE
		65	2A
BELL LABORATORIES	SD-IC904-01	B36J	

PART OF FS 3
BUFFER

COMPOSITE DIAGRAM 10
BUFFER SEQUENCE INFORMATION

3.1 PARALLEL BUS COMMUNICATIONS

BUF RECEIVES A COMMAND FROM THE 3ACC VIA THE RC SEQUENCE SHOWN IN FIGURE 4 (SHT B3GC). THE BUF DEVICE CODE AND COMMAND INFORMATION APPEARS ON THE BUS BEFORE THE LEADING EDGE OF RCO, ALLOWING ADDRESS AND COMMAND DECODER SET UP TIME. THE LEADING EDGE OF RCO WILL LATCH THE ADDR F/F AND ENABLE ONE OF THE EIGHT COMMAND DECODER OUTPUTS. BUF RETURNS SYNC0 AND EPO ON THE BUS AT THIS TIME TO VERIFY THAT A CONTROL SIGNAL HAS BEEN RECEIVED AND TO CHECK FOR PROPER OPERATION OF THE ERO LEAD, RESPECTIVELY. THE TRAILING EDGE OF RCO ALLOWS SYNC0 TO DROP OFF. EPO WILL ALSO DROP OFF AT THIS TIME UNLESS THE PTER F/F (PARITY ERROR) HAS BEEN SET IN A PREVIOUS BUF OPERATION. IN THIS CASE, ERO WILL REMAIN ACTIVE UNTIL BUF IS RESET OR Deselected.

THE BUS INFORMATION WILL REMAIN STEADY FOR A PERIOD BEYOND THE TRAILING EDGE OF RCO. THIS EDGE IS INDIRECTLY USED TO CLOCK LEADS INFO9-12 INTO THE STATE REGISTER IF SUCH AN OPERATION HAS BEEN SPECIFIED BY THE COMMAND DECODER. IF THE UNLOAD OR STUFF BIT IS TO BE SET IN THE STATE REGISTER, THE COMMAND DECODER LOAD STATE REGISTER OUTPUT PROVIDES PULSE TG SEQ WHOSE TRAILING EDGE IS USED TO TOGGLE THE FIRST ELEMENT IN AN OFF-LINE SEQUENCE TIMING CHAIN. A BUSY STATE IS ENTERED FOR THE DURATION OF THE OFF-LINE SEQUENCE INITIATED.

BUF RECEIVES DATA FROM THE 3ACC VIA RD SEQUENCES. BUF MUST BE ADDRESSED WITH THE STATE REGISTER LOAD BIT SET PRIOR TO A VALID DATA TRANSFER FROM 3ACC TO BUF. IF BUF IS NOT ADDRESSED, CONTROL SIGNALS RD, SD, OR SST ARE IGNORED. IF BUF IS ADDRESSED BUT NOT IN THE LOAD STATE, A 1-BIT BUFFERING REGISTER AT THE ITR SERIAL OUTPUT (LDD) IS HELD CLEAR PREVENTING DATA SHIFTED OUT OF THE ITR FROM REACHING THE OFF-LINE BUFFER. IN ADDITION TO THE LOCK UP OF LDD, THE AUXILIARY 2-BIT PARITY REGISTER IS ALSO HELD CLEAR, RESULTING IN A PARITY ERROR AS SOON AS AN EVEN PARITY BYTE IS REGISTERED IN THE ITR.

THE LEADING EDGE OF RCO CAUSES SYNC0 TO BE RETURNED AND TG SEQ TO BE ASSERTED. THE TRAILING EDGE OF RCO REGISTERS DATA ON THE PARALLEL BUS INTO THE ITR AND ITS ASSOCIATED PARITY REGISTER. SYNC0 AND TG SEQ DROP OFF AND THE BUSY STATE IS ENTERED FOR THE DURATION OF THE LOAD SEQUENCE.

THE 3ACC RECEIVES DATA FROM BUF VIA SD SEQUENCES. BUF MUST BE ADDRESSED WITH THE STATE REGISTER UNLOAD BIT SET PRIOR TO A VALID DATA TRANSFER. SETTING THE UNLOAD BIT PRIMES THE ITR FOR THE FIRST SD.

THE LEADING EDGE OF THE SDO CAUSES BUF TO ASSERT SYNC0 AND TG SEQ. THE ITR IS GATED ONTO THE PARALLEL BUS FOR THE DURATION OF SDO. THE TRAILING EDGE OF SDO REMOVES THE ITR FROM THE BUS AND NEGATES SYNC0. THE BUSY STATE IS ENTERED FOR THE DURATION OF THE UNLOAD SEQUENCE.

THE 3ACC REQUESTS BUF STATUS VIA THE SST SEQUENCE ON FIGURE 5. AN ADDRESSED BUF RESPONDS TO THE ASSERTION OF SST BY ACTIVATING SYNC0, WAIT0, AND GPO AND BY GATING STATUS INFORMATION ONTO THE BUS. LOPCKD DELAYS FURTHER ACTION IN A SST WHICH FOLLOWS A RD UNTIL THE RESULTS OF THE LOAD OPERATION PARITY CHECK CAN BE REPORTED. LOPCKD IS ONLY ACTIVE IN LOAD OPERATIONS. WHEN RELEASED FROM THE DELAY, A 2-STAGE TIMING CHAIN IN THE BUF SST CIRCUIT LOOKS FOR THE NEXT NEGATIVE TRANSITION ON PARALLEL BUS CLOCK LEAD CLK AND RELEASES GPO ON THE FOLLOWING POSITIVE TRANSITION INSURING THAT GPO IS OF SUFFICIENT WIDTH TO OPERATE THE PARITY GENERATION CIRCUITS IN THE BUS TERMINATOR (BT). BT RESPONDS WITH GPRO, INSTRUCTING BUF TO REMOVE ITS STATUS AND ITS WAIT0 FROM THE BUS. BUF LATER REMOVES SYNC0 AFTER SST0 HAS BEEN NEGATED.

THE SST EXCHANGE PROCEEDS AS DESCRIBED REGARDLESS OF THE BUSY STATUS OF BUF. THE SAME IS NOT TRUE WITH RESPECT TO RD, SD, AND RC EXCHANGES. IF A BUSY CONDITION EXISTS IN BUF, THE ASSERTION OF RCO, SDO, OR RCO RESULTS IN BUF'S ASSERTION OF WAIT0. RD0, SDO, OR RCO WILL REMAIN HUNG 1st IN AN ACTIVE STATE UNTIL WAIT0 CAN BE REMOVED. BUSY IS REMOVED AT THE COMPLETION OF AN OFF-LINE OPERATION, RELEASING WAIT0 AND ALLOWING THE PARALLEL BUS SEQUENCE IN

PROGRESS TO CONTINUE. AN EXCEPTION TO THE ABOVE IS AN RD 1st P COMMAND IN WHICH A COMMAND DECODER OUTPUT IS USED TO INHIBIT WAIT0. RC NOT CAN BE USED TO ADDRESS BUF WITHOUT HANGING UP THE BUS IF BUF IS BUSY. THE ABSENCE OF THE BUSY CONDITION IS REFLECTED BY THE STATE OF THE RD0 STATUS BIT.

BUF REPORTS AN INTERRUPT TO THE 3ACC WHEN THE BR FLAG IS SET AND THE STATE REGISTER BIT INT0FF IS NOT SET. ASSERTION OF BUS CONTROL LEAD ACK0 GATES BUF'S INTERRUPT IDENTIFICATION RESPONSE ONTO INFO10. THIS LEAD IS RELEASED UPON RECEPTION OF GPRO.

3.2 OFF-LINE SEQUENCER

COMPOSITE DIAGRAM 8 SHOWS BUF SEQUENCING TO BE DIVIDED BETWEEN TWO DISTINCT SEQUENCERS. THE OFF-LINE SEQUENCER 0FLSEQ HANDLES LOAD, UNLOAD, AND STUFF OPERATIONS. 0FLSEQ IS BASICALLY A FOUR ELEMENT TIMING CHAIN (0FLSEQA-D) DRIVEN BY A FREE-RUNNING BUF CLOCK (BCLK). BCLK PROVIDES A SQUARE WAVE PULSE TRAIN WITH A NOMINAL 600 NS PERIOD.

0FLSEQ ACTION BEGINS WITH A TG SEQ PULSE. TG SEQ IS DERIVED FROM SD OR RD PULSES OR RC PULSES WHICH SET THE STATE REGISTER STUFF OR UNLOAD BITS. THE TRAILING EDGE OF TG SEQ TOGGLES 0FLSEQA WHICH THEN ENABLES THE CONSECUTIVE ACTIVATION OF TIMING CHAIN ELEMENTS 0FLSEQB-D ON SUCCESSIVE NEGATIVE TRANSITIONS OF BCLK, FIGURE 6 (SHT B3GC). A BUSY CONDITION EXISTS WHENEVER 0FLSEQA OR C ARE ACTIVATED. THE ACTIVATION OF 0FLSEQA FORCES THE ITR INTO THE SERIAL SHIFTING MODE. 0FLSEQB ENABLES AN OFF-LINE CLOCK SIGNAL (CLKITRD, 0FLCLKRT) DERIVED FROM BCLK. A NEGATIVE TRANSITION OF THE OFF-LINE CLOCK SIGNAL CLOCKS THE STATE OF THE ITR SERIAL OUTPUT INTO LDD. THE FOLLOWING POSITIVE TRANSITION MOVES THE OFF-LINE BUFFER OUTPUT INTO THE ITR, CLOCKS THE STATE OF LDD INTO THE BUFFER INPUT, AND INCREMENTS THE BUFFER COUNTER.

THE SEQUENCE OF FIGURE 6 IS PERFORMED AT THE START OF ALL OFF-LINE OPERATIONS WITH THE EXCEPTION OF THE LOAD OPERATION WHICH REQUIRES THE ADDITIONAL PARITY CHECKING FUNCTION. LOPCKD (DELAYS A SST OPERATION) IS ACTIVE FROM THE POSITIVE 0FLSEQA TRANSITION TO POSITIVE 0FLSEQC TRANSITION AT WHICH TIME PARALLEL PARITY IS CHECKED. A PARITY ERROR AT THIS TIME SETS PTER F/F CAUSING THE TIMING CHAIN ELEMENTS TO SEQUENTIALLY DROP OFF AND INHIBITING ANY OFF-LINE CLOCK PULSES. 0FLSEQ IS LOCKED OFF UNTIL THE PTER F/F IS CLEARED VIA BUF RESET OR INT. THE ABSENCE OF A PARITY ERROR AT THE 0FLSEQC TRANSITION ALLOWS 0FLSEQ TO CONTINUE THE LOAD OPERATION.

0FLSEQD ENABLES THE SHIFTING PHASE OF AN OFF-LINE OPERATION. FIGURE 7 (SHT B3GD) SHOWS THE SHIFTING ASSOCIATED WITH A LOAD OR UNLOAD OPERATION. SIXTEEN DATA BITS ARE SERIALY TRANSFERRED BETWEEN THE ITR AND THE OFF-LINE BUFFER BY THE OFF-LINE CLOCK. THE OFF-LINE BUFFER COUNTER GENERATES A 16-BIT CARRY PULSE, I16BC, WHOSE TRAILING EDGE TERMINATES SHIFTING AND INCREMENTS STUFF COUNTER SCHT. SCHT TALLIES THE NUMBER OF I16BC PULSES (16-BIT TRANSFERS) DETECTED SINCE THE LOAD STATE WAS LAST SET. 0FLSEQ DROPS OFF AS SHOWN AT THE COMPLETION OF SHIFTING. SCHT RECYCLES TO ZERO ON THE RECEPTION OF THE 64TH I16BC PULSE.

SHIFTING IN A STUFF OPERATION (FIGURE 8 - SHT B3GE) PROCEEDS CONTINUOUSLY OVER 16 BIT WORD BOUNDARIES UNTIL DATA IN THE OFF-LINE BUFFER HAS BEEN RIGHT-ADJUSTED TO THE BUFFER OUTPUT, AS INDICATED BY SCHI. LDD IS HELD CLEAR DURING STUFF SHIFTING, PADDING THE OFF-LINE BUFFER WITH ALL ZEROS.

3.3 SERIAL BUFFER BUS

FOLLOWING IS A DESCRIPTION OF THE LEADS WHICH COMPRISE THE SERIAL BUFFER BUS. THESE LEADS ARE ALL TERMINATED AT THE BT.

BSHPO - BUFFER SHIFT PULSE

BSHPO IS THE PRIMARY CLOCK SOURCE FOR THE ON-LINE BUFFER. CLOCK PULSES SUPPLIED BY THE CTC ON THIS LEAD SHIFT DATA INTO AND OUT OF THE ON-LINE BUFFER.

SOBTO - SERIAL DATA OUT

DATA SHIFTED OUT OF THE ON-LINE BUFFER APPEARS ON SOBTO FOLLOWING A NEGATIVE TRANSITION ON BSHPO, FIGURE 9 (SHT B3GF). DATA IS NOT VALID PRIOR TO THE LEADING EDGE OF THE FIRST CLOCK PULSE.

SDIM0 - SERIAL DATA IN

DATA IS SHIFTED INTO THE ON-LINE BUFFER FROM THIS LEAD ON THE TRAILING EDGE OF BSHPO. INPUT DATA MUST BE STEADY FOR A PERIOD BRACKETING THIS TRANSITION.

BAT6CR0 - BUFFER ACTIVE 16-BIT COUNTER CARRY

BAT6CR0 IS A MARKER PULSE GENERATED BY THE ON-LINE BUFFER COUNTER WHICH COINCIDES WITH EVERY 16TH ON-LINE CLOCK PULSE.

BACR0 - BUFFER ACTIVE COUNTER CARRY

BACR0 IS A MARKER PULSE GENERATED BY THE ON-LINE BUFFER COUNTER INDICATING THE ON-LINE BUFFER HAS BEEN CLOCKED 1024 TIMES.

0BFLO - BUFFER OVERFLOW

A BUFFER OVERFLOW CONDITION IS REPORTED TO THE CTC ON 0BFLO IF A BACR0 PULSE OCCURS BEFORE THE BR FLAG CAN BE RETIRED. AN OVERFLOW CONDITION LOCKS OUT ON-LINE CLOCK SIGNALS.

FILLO - FILL THE ON-LINE BUFFER

THE CTC ACTIVATES FILLO TO INITIATE A FILL OPERATION, RIGHT ADJUSTING DATA IN THE ON-LINE BUFFER.

BCLK - BUFFER CLOCK

BCLK IS A FREE-RUNNING CLOCK WHICH DRIVES BUF SEQUENCERS AND WHICH IS BROUGHT OUT ON THE SERIAL BUFFER BUS FOR OPTIONAL USE BY DEVICES ON THIS BUS. BCLK IS A SQUARE WAVE PULSE TRAIN WITH A NOMINAL 600 NS PERIOD.

CTC SHIFTING OF THE ON-LINE BUFFER IS SHOWN IN FIGURE 9 (SHT B3GF). THE TRAILING EDGE OF BACR0 FIRES THE ON-LINE BUFFER COMPLETE MONOPULSER 0NLCKP, WHICH RAISES THE BR FLAG AND SWITCHES THE BUFFERS WITHOUT INTERFERING CTC/BUF DATA TRANSFER. NOTE THAT IF THE BR FLAG IS STILL RAISED AT THE TRAILING EDGE OF 0NLCKP, AN OVERFLOW CONDITION EXISTS, THE BUFFERS DO NOT SWITCH, AND ON-LINE BUFFER CLOCKING IS INHIBITED.

3.4 ON-LINE SEQUENCER


THE ON-LINE SEQUENCER 0NLSEQ HANDLES CTC OR 3ACC REQUESTED FILL OPERATIONS. 0NLSEQ IS A THREE ELEMENT TIMING CHAIN (0NLSEQA-C) DRIVEN BY BCLK. ACTION BEGINS WITH CTC ASSERTION OF FILLO OR THE ACTIVATION OF THE COMMAND DECODER FILL OUTPUT, EITHER OF WHICH SET 0NLSEQA, FIGURE 10 (SHT B3GG). SUBSEQUENT NEGATIVE TRANSITIONS OF BCLK SET ELEMENTS 0NLSEQB AND C CONSECUTIVELY. 0NLSEQC ENABLES ON-LINE BUFFER SHIFTING BY A SERIES OF CLOCK PULSES DERIVED FROM BCLK. INFORMATION AT THE BUFFER OUTPUT WILL BE RECIRCULATED INTO THE BUFFER INPUT DURING A FILL OPERATION (NORMALLY PADDING THE BUFFER WITH ZEROS) UNLESS THE CTC HOLDS SDIP0 LOW, IN WHICH CASE THE BUFFER IS PADDED WITH ALL ONES. THE TRAILING EDGE OF BACR0 INDICATES THE RIGHT ADJUSTMENT OF THE ON-LINE BUFFER IS COMPLETE BY FIRING 0NLCKP, WHICH IN TURN RAISES THE BR FLAG AND SWITCHES BUFFERS. 0NLSEQ SUBSEQUENTLY DROPS OFF, TERMINATING FURTHER SHIFTING.

PART OF FS 3
COMPOSITE DIAGRAM 10

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		65	2A
BELL LABORATORIES	SD-1C904-01	B3GK	

PART OF FS 4

CARTRIDGE TAPE TRANSPORT CONTROLLER
INTERCONNECTION AND FLOW DIAGRAM



PART OF FS 4
INTERCONNECTION AND FLOW DIAGRAM

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		65	5AC
BELL LABORATORIES	SD-1C904-01	B4AA	

PRINTED IN U.S.A.

PART OF FS 4
CARTRIDGE TAPE TRANSPORT CONTROLLER

SYMBOL NO. 1
CARTRIDGE TAPE TRANSPORT CONTROLLER - A

SYMBOL NO. 1 (CONT)
CARTRIDGE TAPE TRANSPORT CONTROLLER - A

SYMBOL NO. 2 (CONT)
CARTRIDGE TAPE TRANSPORT CONTROLLER - B

SYMBOL NO. 3 (CONT)
CARTRIDGE TAPE TRANSPORT CONTROLLER - C

SYMBOL NO. 1 (CONT) - A							SYMBOL NO. 2 (CONT) - B							SYMBOL NO. 3 (CONT) - C													
DESIG	EOPT	LOC	CODE	ELEM	OPT		DESIG	EOPT	LOC	CODE	ELEM	OPT		DESIG	EOPT	LOC	CODE	ELEM	OPT								
CTTC-A	05-22		JK16	A			CTTC-A	05-22		JK16	A			LTTC-B	05-21		JK17	A			CTTC-C	05-20		JK18	A		
FS INFO							FS INFO							FS INFO													
LEAD	DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD LOC	LEAD	DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD LOC	LEAD	DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD LOC	LEAD	DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD LOC

PART OF FS 4
CARTRIDGE TAPE TRANSPORT CONTROLLER

A
B
C
D
E
F
G
H

SYMBOL NO. 4
CARTRIDGE TAPE TRANSPORT CONTROLLER - D

DESIG	EQPT LOC	CODE	ELEM IDENT	OPT
CTTC-D	05-19	JK19	A	


----- FS INFO ----- CP INFO -----

LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
		001			LPEW1	3H2
		007			RDY0	2H2
		107			BUTSTAT1	3H3
		111			EOTSTAT1	3H3
		302			TTRDY1	2H4
		312			SSTAT1	2H1
+SVA	PWR	000		203	+SV	
	PWR	119		203	+SV	
LARTWEO	I	201	5/1		CARTWEO	2A3
CLK011	0	011	4/2,4/3		CLK011	2H5
CLK021	0	016	4/3		CLK021	2H6
CRZERO	I	114	4/2		CRZERO	2A2
DATDET0	I	219	5/2		DATDET0	3A8
DDINH0	I	014	4/3		DDINH0	3A8
ERO	OT	006	2/1		ERO	2H2
FWD0	I	008	4/1		FWD0	3A3
GPR0	I	103	2/1		GPR0	2A3
GPO	OT	303	3/1		GPO	2H4
GRDA	GRD	0G0		203	GRD	
	GRD	2G0		203	GRD	
	GRD	200		203	GRD	
	GRD	319		203	GRD	
INF060	OI	304	1/1		INF060	2H3
INF070	OI	203	1/1		INF070	2H4
INF080	OT	214	1/1		INF080	3H4
INF090	OT	315	1/1		INF090	3H7
INF100	OT	317	1/1		INF100	3H7
INF110	OT	017	1/1		INF110	3H8
INF120	OT	217	1/1		INF120	3H9
INF130	OT	218	1/1		INF130	3H1
INF140	OT	013	1/1		INF140	3H3
INF150	OT	012	1/1		INF150	3H0
INIT80	I	112	4/1		INIT80	2A2
LBEN1	0	101	4/1		LBEN1	2H2
LPEW0	I	300	5/1		LPEW0	3A2
MAINT1	I	316	4/1		MAINT1	3A9
MANEN0	0	009	5/1		MANEN0	3H0
MDD0	0	113	4/2,4/3		MDD0	3H8
PSTAT1	0	106	4/1		PSTAT1	2H1
ROADJ0	I	205	4/3		ROADJ0	3A9
RWDINGA0	I	019	5/1		RWDINGA0	3A2
RWDINGB0	0	010	4/1,4/3		RWDINGB0	3H2
SST0	I	117	1/3		SST0	2A0
STREQCO	I	105	4/1		STREQCO	2A0
SYNCO	OT	306	2/1		SYNCO	2H0
TIMA0	I	118	5/1		TIMA0	3A7
TIMB0	0	115	4/1		TIMB0	3H8
TORO	I	018	5/1		TORO	3A6
TTMSTP0	I	216	4/1		TTMSTP0	2A0
TTRDY0	I	301	5/1		TTRDY0	2A4
TUCCODE0	I	206	4/1		TUCCODE0	2A1
TUCRC1	I	015	4/1		TUCRC1	2A1
WAIT0	OT	100	2/1		WAIT0	2H3
WRITEP0	0	109	4/3		WRITEP0	4H3
WRITE0	I	110	4/1		WRITE0	4A0

PART OF FS 4
SYMBOL(S) 4

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		C2	5AC
BELL LABORATORIES	SD-1C904-01	B4CB	
PRINTED IN U. S. A.		07/11/77	

PART OF FS 4
 CARTRIDGE TAPE TRANSPORT CONTROLLER
 COMPOSITE DIAGRAM I
 FUNCTIONAL BLOCK DIAGRAM OF
 CARTRIDGE TAPE TRANSPORT CONTROLLER




PART OF FS 4
 COMPOSITE DIAGRAM 1

TAPE DATA CONTROLLER	2	DWG SIZE	ISSUE
		65	2A
BELL LABORATORIES	SD-1C904-01	B4GA	

PRINTED IN U.S.A.

PART OF FS 4
 CARTRIDGE TAPE TRANSPORT CONTROLLER
COMPOSITE DIAGRAM 2
 CTC-WRITE CIRCUITRY FUNCTIONAL BLOCK DIAGRAM



PART OF FS 4
COMPOSITE DIAGRAM 2

TAPE DATA CONTROLLER		2	DWG SIZE 65	ISSUE 2A
BELL LABORATORIES	SD-1C904-01		B4GB	


PRINTED IN U.S.A.

PART OF FS 4

CARTRIDGE TAPE TRANSPORT CONTROLLER

COMPOSITE DIAGRAM 3

CTTC-READ CIRCUIT FUNCTIONAL BLOCK DIAGRAM




PART OF FS 4
COMPOSITE DIAGRAM 3

TAPE DATA CONTROLLER		DWG SIZE 65	ISSUE 2A
BELL LABORATORIES	SD-IC904-01	B46C	

PRINTED IN U.S.A.

PART OF FS 4
 CARTRIDGE TAPE TRANSPORT CONTROLLER
COMPOSITE DIAGRAM 4
 CTC-READ AND READ-A-BLOCK SEQUENCE DIAGRAM


NOTES:
 1. DATA POSTAMBLE IS STRIPPED BY BEING LEFT IN THE DELAY REGISTER AT THE TERMINATION OF A READ ADJUST OPERATION.



PART OF FS 4
 CARTRIDGE TAPE TRANSPORT CONTROLLER
COMPOSITE DIAGRAM 5
 CTC - OPERATION IN PROGRESS ENCODER

OPERATION IN PROGRESS	OPERATION CODE				CIRCUIT INPUTS													
	INF110	INF100	INF050	INF000	MEMA01	MEMB01	MEMC01	MEMA00	BLOCK1	TTSF1	BLOCK0	TTSR1	TTSR0	TTSR1	IBG5TPO	STOPPO	MOTCINH1	RNDING00
STOPPED OR STOPPING	0	0	0	0							L	L	L	L	L	L	L	R
REWINDING	0	0	0	1							L	L	L	L	L	L	L	L
WRITE CONTINUOUS FBG	0	0	1	1	H	H	L	L	H	L	L	L	L	H	H	H	H	H
FAST FORWARD	0	1	0	1							L	H	L	L	H	H	H	H
READ-A-BLOCK	0	1	1	1	L			H	H	H	L	L	L	H	H	H	H	H
FAST REVERSE	1	0	0	1							L	L	L	H	H	H	H	H
WRITE	1	0	1	1	H	H	L	L	H	L	L	L	L	H	H	H	H	H
BACKSPACE	1	1	0	1							L	H	L	L	H	H	H	H
READ CONTINUOUS	1	1	1	1							H	H	H			H	H	H

L - LOW LOGIC LEVEL
 H - HIGH LOGIC LEVEL
 ALL OTHER - IRRELEVANT



PART OF FS 4
 COMPOSITE DIAGRAM 5

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		65	2A
BELL LABORATORIES	SD-IC904-01	B46E	

PRINTED IN U.S.A.

PART OF FS 4
 CARTRIDGE TAPE TRANSPORT CONTROLLER
 COMPOSITE DIAGRAM 6
 LOGICAL EOT AND BOT STATUS GENERATION


LOGICAL EOT STATUS GENERATION

LPEWD	ROT STATUS	FWOST	RWDINGAO	LOGICAL END OF TAPE STATUS
	0	1	0	1
	0	0		0
	1	1		0
	1	0		0
X	X	X	1	0

LOGICAL BOT STATUS GENERATION

LTIWO	EOT STATUS	FWOST	RWDINGAO	LOGICAL BEGINNING OF TAPE STATUS
	0	1	0	0
	0	1		0
	1	1		0
	1	0		1
X	X	X	1	0

0 LOGICAL ZERO OR NOT ASSERTED
 1 LOGICAL ONE OR ASSERTED
 X IRRELEVANT
 HIGH TO LOW LOGIC TRANSITION



PART OF FS 4
 COMPOSITE DIAGRAM 6


TAPE DATA CONTROLLER		DWG SIZE 65	ISSUE 5AC
BELL LABORATORIES	SD-IC904-01	B4GF	

PRINTED IN U.S.A.

PART OF FS 5
 CARTRIDGE TAPE TRANSPORT
 INTERCONNECTION AND FLOW DIAGRAM

NOTES:

- LEADS INDICATED SHALL BE PAIRED AND TWISTED WITH A SIMILARLY NAMED GROUND LEAD RUNNING FROM THE CARTRIDGE TAPE TRANSPORT TO AN INTERMEDIATE CTF STAGING AREA.



PART OF FS 5
 INTERCONNECTION AND FLOW DIAGRAM

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		65	2A
BELL LABORATORIES	SD-IC904-01	B5AA	

PART OF FS 5

CARTRIDGE TAPE TRANSPORT

SYMBOL/LEAD DESIGNATION	
MNEMONIC	DEFINITION
+24VS	+24 VOLT POWER BUS FROM THE TDC POWER SWITCH
+5VB	+5 VOLT POWER BUS B
-48VBS	-48 VOLT POWER BUS FROM TDC POWER SWITCH TO CTT (SUPPLIED FROM -48VB)
-48VRTNB	-48 VOLT POWER BUS B GROUND RETURN FROM CTT
CARTWEO	TAPE CARTRIDGE IS WRITE ENABLED STATUS LINE FROM CTT, ACTIVE LOW
CARTWEOG	GROUND LEAD TWISTED WITH CARTWEO
DATDETO	DATA DETECT STATUS LINE FROM CTT, ACTIVE LOW
DATDETOG	GROUND LEAD TWISTED WITH DATDETO
FRGRD	FRAME GROUND
LPEWO	STATUS PULSE FROM CTT TO INDICATE THAT THE CTT HAS SENSED THE LOAD POINT OR EARLY WARNING HOLE MARK ON THE TAPE, ACTIVE LOW
LPEWOG	GROUND LEAD TWISTED WITH LPEWO
MANENO	REQUEST TO THE CTT TO ENABLE THE OPERATOR'S REWIND AND UNLOAD MANUAL PUSH BUTTONS
MANENOG	GROUND LEAD TWISTED WITH MANENO
RDCLK0	READ DATA CLOCK FROM THE CTT, ACTIVE LOW
RDCLKOG	GROUND LEAD TWISTED WITH RDCLK0
RDDATA0	READ DATA FROM THE CTT, LOW = LOGICAL ONE
RDDATAOG	GROUND LEAD TWISTED WITH RDDATA0
RTA00	READ TRACK SELECTOR ADDRESS BIT ZERO (LSB), LOW = LOGICAL ONE
RTA00G	GROUND LEAD TWISTED WITH RTA00
RTA10	READ TRACK SELECTOR ADDRESS BIT ONE (MSB), LOW = LOGICAL ONE
RTA10G	GROUND LEAD TWISTED WITH RTA10
RWDINGA0	CTT IS PERFORMING A TAPE REWIND SEQUENCE (LOGICALLY EQUIVALENT TO RWDINGB0), LOW ACTIVE
RWDINGOG	GROUND LEAD TWISTED WITH RWDINGA0
TIMAO	TAPE IS MOVING STATUS BIT FROM CTT (LOGICALLY EQUIVALENT TO TIMB0), ACTIVE LOW
TIMAOG	GROUND LEAD TWISTED WITH TIMAO
TORO	TAPE OFF REEL STATUS LINE FROM CTT, ACTIVE LOW
TOROG	GROUND LEAD TWISTED WITH TORO
TTEOTA0	PHYSICAL END-OF-TAPE STATUS BIT FROM CTT (LOGICALLY EQUIVALENT TO TTEOTB0), ACTIVE LOW
TTEOTAOG	GROUND LEAD TWISTED WITH TTEOTA0
TTFFO	FAST (90 IPS) FORWARD TAPE MOTION REQUEST LINE TO THE CTT, ACTIVE LOW
TTFFOG	GROUND LEAD TWISTED WITH TTFFO
TTFRO	FAST (90 IPS) REVERSE TAPE MOTION REQUEST TO THE CTT, ACTIVE LOW

SYMBOL/LEAD DESIGNATION	
MNEMONIC	DEFINITION
TTFROG	GROUND LEAD TWISTED WITH TTFRO
TTINITO	TRANSPORT INITIALIZE REQUEST LINE TO THE CTT, ACTIVE LOW
TTINITOG	GROUND LEAD TWISTED WITH TTINITO
TTMSTPO	TRANSPORT MAINTENANCE STOP REQUEST LINE TO THE CTT, ACTIVE LOW
TTMSTPOG	GROUND LEAD TWISTED WITH TTMSTPO
TTROYO	CTT READY STATUS BIT FROM CTT, LOW ACTIVE
TTROYOG	GROUND LEAD TWISTED WITH TTROYO
TTREWCO	TAPE REWIND REQUEST LINE TO THE CTT, ACTIVE LOW
TTREWCOG	GROUND LEAD TWISTED WITH TTREWCO
TTSELO	TRANSPORT SELECT LINE TO THE CTT, ACTIVE LOW
TTSELOG	GROUND LEAD TWISTED WITH TTSELO
TTSFO	SLOW (30 IPS) FORWARD TAPE MOTION REQUEST LINE TO THE CTT, ACTIVE LOW
TTSFOG	GROUND LEAD TWISTED WITH TTSFO
TTSRO	SLOW (20 IPS) REVERSE TAPE MOTION REQUEST LINE TO THE CTT, ACTIVE LOW
TTSROG	GROUND LEAD TWISTED WITH TTSRO
WRDATA	PHASE ENCODED WRITE DATA INPUT TO THE CTT
WRDATAG	GROUND LEAD TWISTED WITH WRDATA
WRENAB0	WRITE CIRCUITRY ENABLE REQUEST LINE TO THE CTT (LOGICALLY EQUIVALENT TO WENAB0), ACTIVE LOW
WRENABOG	GROUND LEAD TWISTED WITH WRENAB0
WTA00	WRITE TRACK SELECTOR ADDRESS BIT ZERO (LSB), LOW = LOGICAL ONE
WTA00G	GROUND LEAD TWISTED WITH WTA00
WTA10	WRITE TRACK SELECTOR ADDRESS BIT ONE (MSB), LOW = LOGICAL ONE
WTA10G	GROUND LEAD TWISTED WITH WTA10

TAPÉ DATA CONTROLLER		DWG SIZE	ISSUE
		L2	5AC
BELL LABORATORIES	SD-1C904-01	85AB	

PART OF FS 5
CARTRIDGE TAPE TRANSPORT

SYMBOL NO. 1
CARTRIDGE TAPE TRANSPORT

SYMBOL NO. 2
CARTRIDGE TAPE TRANSPORT

DESIG EOPT LOC CODE ELEM OPT
CTT-J6 04-04R P/O KS-21447,L2

DESIG EOPT LOC CODE ELEM OPT
CTT-J5 04-10R P/O KS-21447,L2

FS INFO CP INFO

FS INFO CP INFO

LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
		1			TACHTP	
		23			-9V	
		35			ONLINE	
		37			TOR(CC)	
		39			TM	
		41			BOT(CC)	
		43			EDT(CC)	
		45			LPEW(CC)	
		46			CIP	
		48			+9V	
		6			GND	
+24VS	I	50	6/3		+24VS	
+5VB	PWR	24	6/2		+5V	
-48VBS	I	25	6/3		-48V	
-48VRTNB	I	22	6/4		GRD	
CARTWEO	O	49	4/4		CARTWEO	
CARTWEOG	GRD	20			GND	
FRGRD	GRD	21	6/4		GRD	
LPEWO	O	47	4/4		LPEWO	
LPEWOG	GRD	19			GND	
MANENO	I	33	4/4		MANENO	
MANENOG	GRD	13			GND	
RNDINGAO	O	36	4/4		RNDINGAO	
RNDINGOG	GRD	15			GND	
T1MAO	O	40	4/4		T1MAO	
T1MAOG	GRD	17			GND	
TORO	I	38	4/4		TORO	
TOROG	GRD	16			GND	
TTBOTA0	I	42	4/3		BOT	
TTBOTA0G	GRD	7			GND	
TTEOTA0	I	44	4/3		TTEOTA0	
TTEOTA0G	GRD	18			GND	
TTFFO	I	26	4/1		TTFFO	
TTFFOG	GRD	4			GND	
TTFRD	I	28	4/1		TTFRD	
TTFRDG	GRD	8			GND	
TTINITO	I	31	4/1		TTINITO	
TTINITOG	GRD	11			GND	
TTMSTPO	I	2	4/1		TTMSTPO	
TTMSTPOG	GRD	3			GND	
TTRDYO	O	34	4/4		TTRDYO	
TTRDYOG	GRD	14			GND	
TTREWCO	I	32	4/1		TTREWCO	
TTREWCOG	GRD	12			GND	
TTSELO	I	30	4/1		TTSELO	
TTSELOG	GRD	10			GND	
TTSF0	I	27	4/1		TTSF0	
TTSF0G	GRD	5			GND	
TTSRO	I	29	4/1		TTSRO	
TTSROG	GRD	9			GND	


LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
		10			GND	
		11			GND	
		12			GND	
		13			GND	
		17			READTP	
		30			RD(CC)	
		31			RDS(CC)	
		32			DD(CC)	
		33			+PEAKS	
		34			-PEAKS	
		7			GND	
		8			GND	
		9			GND	
DATDETO	O	18	4/4		DATDETO	
DATDETOG	GRD	18			GND	
RDCLKO	O	36	4/2		RDCLKO	
RDCLKOG	GRD	15			GND	
RDDATA0	O	35	4/2		RDDATA0	
RDDATA0G	GRD	14			GND	
RTA00	I	20	4/1		RTA00	
RTA00G	GRD	2			GND	
RTA10	I	22	4/1		RTA10	
RTA10G	GRD	4			GND	
WRDATA	I	24	4/3		WRDATA	
WRDATAG	GRD	6			GND	
WRENABO	OT	23	4/1		WRENABO	
WRENABOG	GRD	5			GND	
WTA00	I	19	4/1		WTA00	
WTA00G	GRD	1			GND	
WTA10	I	21	4/1		WTA10	
WTA10G	GRD	3			GND	

PART OF FS 5
SYMBOL(S) 1 2

TAPE DATA CONTROLLER		DWG SIZE C2	ISSUE 5AC
BELL LABORATORIES	SD-1C904-01	B5CA	

PART OF FS 6
POWER
INTERCONNECTION AND FLOW DIAGRAM

- NOTES:
1. SWITCH S1 IS AN ALTERNATE ACTION SWITCH SUCH THAT IT IS DEPRESSED ONCE TO CLOSE ALL CONTACTS AND DEPRESSED AGAIN TO OPEN ALL CONTACTS.



POWER DISTRIBUTION TABLE 1

CIRCUIT PACK	EQPT L&C	GRD PLANE	
		TERM.	+5VA
JK9	05-16	200, 319 0GD, 2GD	000, 119
JK8	05-17		
JK19	05-19		
JK18	05-20		
JK17	05-21		
JK16	05-22		
JK15	05-24		
JK14	05-25		
JK13	05-27		
JK12	05-28		
JK11	05-29	200, 319 0GD, 2GD	000, 119

POWER DISTRIBUTION TABLE 2

CIRCUIT PACK	EQPT L&C	GRD PLANE	
		TERM.	+5VB
JK10	05-31	200, 319 0GD, 2GD	000, 119
JK7	05-32		
JK6	05-33		
JK5	05-34		000, 119
J87421A	05-39		
J87421A	05-44	200, 319 0GD, 2GD	

PART OF FS 6
INTERCONNECTION AND FLOW DIAGRAM

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		65	5AC
BELL LABORATORIES	SD-IC904-01	B6AA	

PART OF FS 6

POWER

SYMBOL/LEAD DESIGNATION

MNEMONIC	DEFINITION
+24V	+24 VOLT POWER INPUT BUS
+24VS	+24 VOLT POWER BUS FROM THE TDC POWER SWITCH
+5VA	+5 VOLT POWER BUS A
+5VB	+5 VOLT POWER BUS B
-48VA	-48 VOLT POWER INPUT BUS A
-48VA(B-L)	-48 VOLT POWER BUS A CONNECTIONS TO +5V CONVERTERS
-48VB	-48 VOLT POWER INPUT BUS B
-48VBS	-48 VOLT POWER BUS FROM TDC POWER SWITCH TO CTT (SUPPLIED FROM -48VB)
-48VRTNA	-48 VOLT POWER BUS A GROUND RETURN FROM THE +5V CONVERTERS
-48VRTNB	-48 VOLT POWER BUS B GROUND RETURN FROM CTT
-48VRTN(C-M)	-48 VOLT POWER BUS A GROUND RETURNS FROM +5V CONVERTERS
FA	MAJOR +5V CONVERTER FAILURE ALARM OUTPUT, ACTIVE HIGH
FG-AA	FRAME GROUND TO DATA SET
FRGRD	FRAME GROUND
GRDA	GROUND RETURN FOR +5V POWER BUS A
GRDB	GROUND RETURN FOR +5V POWER BUS B
NPA	+5V CONVERTER POWER ALARM OUTPUT AND POWER ALARM RESET INPUT, ACTIVE LOW
PA	+5V CONVERTER POWER ALARM OUTPUT, ACTIVE HIGH
PAT	+5V CONVERTER POWER ALARM TEST INPUT, LOW ACTIVE
PN48	-48 VOLT POWER FROM TDC POWER SWITCH TO BUF CIRCUIT (SUPPLIED FROM -48VA)

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		C2	5AC
BELL LABORATORIES	SD-1C904-01	B6AB	

PART OF FS 6
POWER

SYMBOL NO. 1
POWER CONVERTER

SYMBOL NO. 1 (CONT)
POWER CONVERTER

SYMBOL NO. 2 (CONT)
POWER CONVERTER

SYMBOL NO. 4

DESIG	EOPT LOC	CODE	ELEM IDENT	OPT
PM1	05-39	J87421A	A	

FS INFO					CP INFO	
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
+24V	PMR	112	6/2,6/3 TO CONN CKT		+24V	
+24VS	PMR	011	6/1 6/3		+24VST	
+5VA	I	210	6/3		+24VST	
	OT	001			+5V	
	OT	002			+5V	
	OT	003			+5V	
	OT	004			+5V	
	OT	005			+5V	
	OT	006			+5V	
	OT	007			+5V	
	OT	106			+5V	
	OT	101			+5V	
	OT	102			+5V	
	OT	103			+5V	
	OT	104			+5V	
	OT	105			+5V	
	OT	106			+5V	
-48VAG	PMR	119	TO CONN CKT		+5V	
	I	108			+5VREG	
-48VAH	PMR	118	TO CONN CKT		-48V	
-48VAI	PMR	117	TO CONN CKT		-48V	
-48VAJ	PMR	017	TO CONN CKT		-48V	
-48VAK	PMR	018	TO CONN CKT		-48V	
-48VAL	PMR	019	TO CONN CKT		-48V	
-48VATNC	I	014	TO CONN CKT		RELRTN	
-48VRTND	PMR	015	TO CONN CKT		-48VRTN	
-48VRTNE	PMR	016	TO CONN CKT		-48VRTN	
-48VRTNF	PMR	114	TO CONN CKT		-48VRTN	
-48VRTNG	PMR	115	TO CONN CKT		-48VRTN	
-48VRTNH	PMR	116	TO CONN CKT		-48VRTN	
FA	OT	314	6/2 TO CONN CKT		FA	
GRDA	OT	201			+5VRTN	
	OT	202			+5VRTN	
	OT	203			+5VRTN	
	OT	204			+5VRTN	
	OT	205			+5VRTN	
	OT	206			+5VRTN	
	OT	207			+5VRTN	
	OT	208			BRTN	
	OT	300			+5VRTN	
	OT	301			+5VRTN	
	OT	302			+5VRTN	
	OT	303			+5VRTN	
	O	304			+5VRTN	
	OT	305			+5VRTN	
	OT	306			+5VRTN	
	OT	307			+5VRTN	
	I	013			ARTN	
	I	113			ARTN	
GRD	GRD	111		203	+24VRTN	
	GRD	319		203	FRGRD	
	GRD	0GD		203	FRGRD	
	GRD	2GD		203	GRD	
	GRD	200		203	FRGRD	
	GRD	319		203	FRGRD	

DESIG	EOPT LOC	CODE	ELEM IDENT	OPT
PM1	05-39	J87421A	A	

FS INFO					CP INFO	
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
NPA	I	315	6/2 TO CONN CKT		NPA	
PA	OT	313	6/2 TO CONN CKT		PA	
PAT	I	312	6/2 TO CONN CKT		PAT	

SYMBOL NO. 2
POWER CONVERTER

DESIG	EOPT LOC	CODE	ELEM IDENT	OPT
PM2	05-44	J87421A	A	

FS INFO					CP INFO	
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
+24V	PMR	012	6/1		+24V	
	PMR	112	6/1		+24V	
+24VS	I	011	6/3		+24VST	
+5VB	OT	001	6/3	5/1,6/4	+24VST	
	OT	002	6/2		+5V	
	OT	003	6/2		+5V	
	OT	004	6/2		+5V	
	OT	005	6/2		+5V	
	OT	006	6/2		+5V	
	OT	007	6/2		+5V	
	OT	100	6/2		+5V	
	OT	101	6/2		+5V	
	OT	102	6/2		+5V	
	OT	103	6/2		+5V	
	OT	104	6/2		+5V	
	OT	105	6/2		+5V	
	OT	106	6/2		+5V	
-48VA	PMR	019	6/3 TO CONN CKT		+5VREG	
	I	108			-48V	
-48VAB	PMR	018	TO CONN CKT		-48V	
-48VAC	PMR	017	TO CONN CKT		-48V	
-48VAD	PMR	117	TO CONN CKT		-48V	
-48VAE	PMR	118	TO CONN CKT		-48V	
-48VAF	PMR	119	TO CONN CKT		-48V	
-48VRTMA	I	014	TO CONN CKT		RELRTN	
-48VRTNI	PMR	015	TO CONN CKT		-48VRTN	
-48VRTNJ	PMR	016	TO CONN CKT		-48VRTN	
-48VRTNK	PMR	116	TO CONN CKT		-48VRTN	
-48VRTNL	PMR	115	TO CONN CKT		-48VRTN	
-48VRTNM	PMR	114	TO CONN CKT		-48VRTN	
FA	OT	314	6/1		FA	
GRDB	OT	201	6/2		+5VRTN	
	OT	202	6/2		+5VRTN	
	OT	203	6/2		+5VRTN	
	OT	204	6/2		+5VRTN	
	OT	205	6/2		+5VRTN	
	OT	206	6/2		+5VRTN	

DESIG	EOPT LOC	CODE	ELEM IDENT	OPT
PM2	05-44	J87421A	A	

FS INFO					CP INFO	
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
GRDB	OT	207	6/2		+5VRTN	
	OT	208	6/3		BRTN	
	I	300	6/2		+5VRTN	
	OT	301	6/2		+5VRTN	
	OT	302	6/2		+5VRTN	
	OT	303	6/2		+5VRTN	
	OT	304	6/2		+5VRTN	
	OT	305	6/2		+5VRTN	
	OT	306	6/2		+5VRTN	
	OT	307	6/2		+5VRTN	
	I	013	6/2		ARTN	
	I	113	6/2		ARTN	
GRD	OGD			203	FRGRD	
GRD	111			203	+24VRTN	
GRD	2GD			203	FRGRD	
GRD	200			203	FRGRD	
GRD	319		TO CONN CKT	203	FRGRD	
NPA	I	315	6/1		NPA	
PA	OT	313	6/1		PA	
PAT	I	312	6/1		PAT	

SYMBOL NO. 3
POWER SWITCH

DESIG	EOPT LOC	CODE	ELEM IDENT	OPT
SW1	01-39	(NOTE 206)		

FS INFO					CP INFO	
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
+24V	PMR	1C	6/1			
+24VS	OT	A	(2)7/2			
	I		5/1,6/1			
			6/2,6/4			
			6/3			
	OT	1ND			+5V	
					+5VREG	
					-48V	
-48VA	PMR	3C	6/2		-48V	
-48VB	I	5C	6/4		-48V	
-48VBS	O	5ND	5/1,6/4		-48V	
GRDB	I	B	6/2		-48V	
PN48	O	3ND	3/3,(2)7/2		RELRTN	

DESIG	EOPT LOC	CODE	ELEM IDENT	OPT
TS1	01-40R	KS-20856,L6		

FS INFO					CP INFO	
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
+24VS	I	5B	6/3			
	I	5T	6/3			
+5VB	PMR	6B	6/2			
	PMR	6T	6/2			
	I	1B	6/3			
	I	1T	6/3			
			TO CONN CKT			
-48VBS	I	4B	6/3			
	I	4T	6/3			
-48VRTNB	I	2B	5/1			
	I	2T	5/1			
			TO CONN CKT			
			TO CONN CKT			
FG-AA	GRD	3T				
FRGRD	GRD	3T				
			TO CONN CKT			
GRDA	GRD	3B				
GRDB	GRD	3B				

PART OF FS 6
SYMBOL(S) 1 2 3 4

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		C2	5AC
BELL LABORATORIES	SD-1C904-01	B6CA	

PRINTED IN U. S. A. 07/15/77

PART OF FS 7

SYNCHRONOUS DATA SET CONTROLLER
INTERCONNECTION AND FLOW DIAGRAM

NOTES:


1. REFER TO APPROPRIATE SD FOR INFORMATION ON USER SUPPLIED DATA SET. RECOMMENDED NEW FAMILY DATA SETS WITH WHICH THE SDSC IS COMPATIBLE ARE:

- 201L 2400 BPS, SWITCHED NETWORK OR PRIVATE LINE
- 202A 4800 BPS, 4 WIRE PRIVATE LINE
- 208B 4800 BPS, SWITCHED NETWORK
- 209A 9600 BPS, 4 WIRE PRIVATE LINE

FS 1
SERIAL PERIPHERAL
INTERFACE

INFPHD, INFPLO, INF150-INF000 (18 LEADS)
CLK, INITO, RCO, RDO, SSTS (5 LEADS)
ERO, GPO, GPRO, INTPO, SYNCO, WAITO (6 LEADS)

FS 2
BUS TERMINATOR



PART OF FS 7
INTERCONNECTION AND FLOW DIAGRAM

DATA TAPE CONTROLLER		DIAG SIZE 65	ISSUE 5AC
BELL LABORATORIES	SD-IC904-01	B7AA	

PART OF FS 7
SYNCHRONOUS DATA SET CONTROLLER

A
B
C
D
E
F
G
H

SYMBOL/LEAD DESIGNATION	
MNEMONIC	DEFINITION
+24VS	+24 VOLT POWER BUS FROM THE TDC POWER SWITCH
+5VA	+5 VOLT POWER BUS A
AGRO0	GROUND STRAP
BACRO	SERIAL BUFFER BUS CARRY PULSE INDICATING THAT THE ON-LINE (ACTIVE) DATA BUFFER HAS BEEN EITHER FILLED OR EMPTIED, ACTIVE LOW
BGRD0	GROUND STRAP
BOFLO	SERIAL BUFFER BUS OVERFLOW INDICATION, ACTIVE LOW
BR0	OFF-LINE BUFFER READY FOR SERVICING FLAG, ACTIVE LOW
BSHP0	SERIAL BUFFER BUS DATA SHIFT PULSE, ACTIVE LOW
CLK	COMMON PARALLEL BUS SQUARE WAVE CLOCK PULSE TRAIN WITH 600 NS PERIOD
CLRFF1	CLEAR THE FILL FLIP-FLOP, ACTIVE HIGH
CTSP-CB	CLEAR TO SEND EIA LEVEL FROM DATA SET
DCDP-CF	RECEIVED CARRIER DETECT FROM DATA SET
DCDO	RECEIVED CARRIER DETECT, ACTIVE LOW
DSRP-CC	DATA SET READY EIA LEVEL FROM DATA SET
DSRO	DATA SET READY, ACTIVE LOW
DTRB1	DATA TERMINAL READY, ACTIVE HIGH
DTRP-CD	DATA TERMINAL READY EIA LEVEL TO DATA SET
EOMP1	END OF MESSAGE PULSE, ACTIVE HIGH
ERO	REQUEST TO THE SPI TO TRANSMIT AN ERROR START CODE IN THE CURRENT STATUS REPLY TO THE EC, LOW ACTIVE
ESTO	ENABLE SDSC STATUS REPLY, ACTIVE LOW
FILLO	SERIAL BUFFER BUS FILL OPERATION REQUEST, ACTIVE LOW
GPRO	REPLY FROM BT TO ACKNOWLEDGE THE RECEIPT OF A GPO REQUEST, ACTIVE LOW
GPO	REQUEST TO BT TO GENERATE PARITY OVER THE STATUS REPLY CURRENTLY RESIDING ON THE COMMON PARALLEL BUS
HBQ&1	STRAP BETWEEN INPUT REGISTERS
IN<(00-15)>0	COMMON PARALLEL BUS BITS (00-15) LOW = LOGICAL ONE
INIT0	TDC INITIALIZE COMMAND, LOW ACTIVE
PN4&	-4& VOLT POWER FROM TDC POWER SWITCH TO BUF CIRCUIT (SUPPLIED FROM -4&VA)
RCDET1	RECEIVE CLOCK DETECT, ACTIVE HIGH
RCP-DD	RECEIVE CLOCK EIA PULSE TRAIN FROM DATA SET
RCO	ADDRESS DEVICE TO RECEIVE THE DATA ON THE COMMON PARALLEL BUS AND INTERPRET THEM AS A COMMAND, LOW, ACTIVE
RDN-BB	RECEIVE DATA EIA PULSE TRAIN FROM DATA SET
RDO	ADDRESSED DEVICE TO RECEIVE THE DATA ON THE COMMON PARALLEL BUS, ACTIVE LOW

SYMBOL/LEAD DESIGNATION	
MNEMONIC	DEFINITION
RECB0	RECEIVE ENABLE, ACTIVE LOW
RECR&1	RECEIVE STATE RESET PULSE, ACTIVE HIGH (STRAP)
RNGP-CE	RINGING EIA LEVEL FROM DATA SET
RNG0	TEL SET RINGING, ACTIVE LOW
RTS&0	REQUEST TO SEND, ACTIVE LOW
RTSP-CA	REQUEST TO SEND EIA LEVEL TO DATA SET
SDINO	SERIAL BUFFER BUS DATA INPUT TO THE BUFFER UNIT, LOW = LOGICAL ONE
SDOTO	SERIAL BUFFER BUS DATA OUTPUT FROM THE BUFFER UNIT LOW = LOGICAL ONE
SG-AB	SIGNAL GROUND TO DATA SET
SST0	ADDRESSED DEVICE REQUESTED TO GATE A STATUS REPLY ON THE COMMON PARALLEL BUS, ACTIVE LOW
SYNCO	A SYNCHRONIZING SIGNAL TO THE SPI WHICH INDICATES THAT A DEVICE HAS SENSED A COMMAND ON THE PARALLEL BUS, ACTIVE LOW
YCP-DB	TRANSMIT CLOCK EIA PULSE TRAIN FROM DATA SET
TRDN-BA	TRANSMIT DATA EIA PULSE TRAIN TO DATA SET
WAIT0	A REQUEST TO THE SPI TO WAIT UNTIL THE DEVICE HAS HAD TIME TO ACT UPON A COMMAND BEFORE REMOVING THAT COMMAND FROM THE COMMON PARALLEL BUS, ACTIVE LOW

TAPE DATA CONTROLLER		DWG SIZE C2	ISSUE 5AC
BELL LABORATORIES	SD-1C904-01	87AB	06/15/77

A
B
C
D
E
F
G
H

PART OF FS 7
SYNCHRONOUS DATA SET CONTROLLER

SYMBOL NO. 1
SYNCHRONOUS DATA SET CONTROLLER-A

SYMBOL NO. 2
SYNCHRONOUS DATA SET CONTROLLER-B

DESIG EOPT LOC CODE ELEM OPT
SDSC-A 05-25 JK14 A (Y)

DESIG EOPT LOC CODE ELEM OPT
SDSC-B 05-24 JK15 A (Y)

FS INFO CP INFO

FS INFO CP INFO

LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
+SVA	PHR	000		203	+5	
AGR00	PHR	119	(2)7/1	203	+5	3A5
	GRD	200			GRD	
BACR0	I	018	3/4		BACR0	3A1
BOFLO	I	313	3/2		BOFLO	2A4
BR0	I	015	3/2		BR0	2A6
CLK	I	103	1/3		CLK	2A8
CLRFF1	O	203	(2)7/2		CLRFF1	3H1
DCD0	I	204	(2)7/2		DCD0	3A8
DSR0	I	108	(2)7/2		DSR0	3A9
DTRB1	O	003	(2)7/2		DTRB1	3H9
EOMP1	O	100	(2)7/2		EOMP1	3H6
ER0	OT	117	2/1		ER0	2H1
EST0	O	213	(2)7/2		E.T0	2H5
GPR0	I	101	2/1		GPR0	2A6
GP0	OT	202	3/1		GP0	2H7
GRDA	GRD	0G0		203		
	GRD	2G0		203	GRD	
	GRD	200		203		
	GRD	319		203		
INF000	I	215	1/1		INF000	2A2
INF010	I	314	1/1		INF010	2A2
INF020	I	211	1/1		INF020	2A1
INF030	I	310	1/1		INF030	2A1
INF040	I	116	1/1		INF040	2A0
INF050	I	214	1/1		INF050	2A0
INF090	I	305	1/1		INF090	3A5
INF100	I	010	1/1		INF100	3A4
INF110	I	109	1/1		INF110	3A2
INF120	I	207	1/1		INF120	3A1
INF130	I	307	1/1		INF130	3A0
INF140	I	312	1/1		INF140	2A5
INF150	OT	212	1/1		INF150	3H8
INIT0	I	318	1/3		INIT0	2A2
RCDET1	I	302	(2)7/2		RCDET1	3A6
RCD	I	216	1/3		RCD	2A3
RDO	I	007	1/3		RDO	2A3
RECB0	O	019	(2)7/2		RECB0	3H5
RECRS1	I	201	(2)7/1		RECRS1	3A4
RNG0	O	301			RECRS1	3A4
	I	008	(2)7/2		RNG0	3A8
RTS80	O	001	(2)7/2		RTS80	3H4
SST0	I	217	1/3		SST0	2A7
SYNCO	OT	303	2/1		SYNCO	2H1
WAIT0	OT	104	2/1		WAIT0	2H6

LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
+24VS	PHR	004			-12V	3B4
		202			+12V	3B3
		003	6/3		+24VS	3B3
+5VA	PHR	000		203	+5	
BGR00	PHR	119	(2)7/2	203	+5	
	I	306			BGR00	2A6
BHP0	GRD	200			GRD	
CLRFF1	OT	019	4/3		BHP0	2H7
	I	114	(2)7/1		CLRFF1	2A0
CTSP-CB	I	218	TO CONN CKT		CTSP-CB	2A8
DCDP-CF	I	313	TO CONN CKT		DCDP-CF	3B1
DCD0	O	113	(2)7/1		DCD0	3G0
DSRP-CC	I	317	TO CONN CKT		DSRP-CC	3B2
DSR0	O	217	(2)7/1		DSR0	3G2
DTRB1	I	008	(2)7/1		DTRB1	3B5
DTRP-CD	O	310	TO CONN CKT		DTRP-CD	3G5
EOMP1	I	115	(2)7/1		EOMP1	2A0
EST0	I	209	(2)7/1		EST0	2A6
FILL0	OT	016	4/3		FILL0	2H0
GRDA	GRD	0G0		203		
	GRD	2G0		203		
	GRD	200		203	GRD	
	GRD	319		203		
HB081	I	309	(2)7/2		HB081	2A4
	O	012			HB081	2H6
INF060	OT	205	1/1		INF060	2H3
INF070	OT	304	1/1		INF070	2H3
INF080	OT	206	1/1		INF080	2H4
INF090	OT	305	1/1		INF090	2H2
INF100	OT	010	1/1		INF100	2H5
PN48	I	002	6/3		PN48	3B4
RCDET1	O	015	(2)7/1		RCDET1	2H1
RCP-DD	I	213	TO CONN CKT		RCP-DD	2A1
RDN-BB	I	214	TO CONN CKT		RDN-BB	2A2
RECB0	I	111	(2)7/1		RECB0	2A2
RNGP-CE	I	314	TO CONN CKT		RNGP-CE	3B1
RNG0	O	316	(2)7/1		RNG0	3G1
RTS80	I	108	(2)7/1		RTS80	2A7
RTSP-CA	O	106	TO CONN CKT		RTSP-CA	2H9
SD1W0	OT	117	3/2		SD1W0	2H5
SDOT0	I	014	3/4		SDOT0	2A8
SG-AB	GRD	210	TO CONN CKT		SG-AB	3G6
TCP-DB	I	318	TO CONN CKT		TCP-DB	2A6
TRDN-BA	O	105	TO CONN CKT		TRDN-BA	2H8


PART OF FS 7
SYMBOL(S) 1 2

TAPE DATA CONTROLLER		DWG SIZE C2	ISSUE 5AC
BELL LABORATORIES	SD-1C904-01	B7CA	

PART OF FS 7
 SYNCHRONOUS DATA SET CONTROLLER
 COMPOSITE DIAGRAM 1
 FUNCTIONAL DIAGRAM OF SDSC

A
B
C
D
E
F
G
H

0 1 2 3 4 5 6 7 8 9



PART OF FS 7
 COMPOSITE DIAGRAM 1

TAPE DATA CONTROLLER		DWG. SIZE 55	ISSUE 5AC
BELL LABORATORIES	SD-IC904-01	B76A	

0 1 2 3 4 5 6 7 8 9

PART OF FS 7
 SYNCHRONOUS DATA SET CONTROLLER
COMPOSITE DIAGRAM 2
 DESCRIPTION OF OPERATION

1. GENERAL INFORMATION

- 1.1 THE SOSC CIRCUIT PACKS ARE A USER SPECIFIED OPTION TO THE TDC CIRCUIT AND MAY BE PURCHASED SEPARATELY. TDC'S BUILT AFTER MID 1977 WILL HAVE BACKPLANE WIRING FACTORY INSTALLED. WIRING LISTS ARE AVAILABLE FOR USERS WISHING TO RETROFIT EXISTING TDCS. THE SOSC IS REQUIRED FOR 2B ESS OFFICES USING THE EF2 GENERIC.
- 1.2 THE SOSC SENDS AND RECEIVES EIA STANDARD SIGNALS FOR USE BY A USER SUPPLIED DATA SET WHICH MAY BE LOCATED UP TO 50 WIRE FEET AWAY FROM THE TDC. THE TDC BACKPLANE CONTAINS A KS-19088, L14 CONNECTOR TO MATE WITH ALL EIA BINARY SYNCHRONOUS HALF DUPLEX DATA SETS WITH A USER SUPPLIED CABLE.
- 1.3 THE SOSC HAS THE CAPABILITY TO OPERATE AT 2K, 2.4K, 4.8K AND 9.6K BITS PER SECOND. NO ALTERATION OF THE SOSC IS REQUIRED TO OPERATE AT THE VARIOUS DATA RATES. IT IS NECESSARY THAT SPEED AND FUNCTION COMPATIBLE DATA SETS BE USED AT OPPOSITE ENDS OF THE DATA LINK.
- 1.4 PRIOR TO ATTACHING A DATA SET TO THE SOSC THE FOLLOWING OPTIONS INTERNAL TO THE DATA SET SHOULD BE CHECKED PER THE APPROPRIATE BSP. ALL OTHER OPTIONS AS SUPPLIED BY THE FACTORY.
 - 1.4.1. GROUNDING - FOR ESS USE FRAME GROUND MUST BE SEPARATED FROM SIGNAL GROUND.
 - 1.4.2. AUTOMATIC ANSWER - PER PROGRAM REQUIREMENTS
 - 1.4.3. TRANSMIT LINE SIGNAL LEVEL - PER OFFICE REQUIREMENTS
- 1.5 THE SOSC WILL ONLY OPERATE IN HALF-DUPLEX MODE. E.G. IT MAY NOT BE USED TO SIMULTANEOUSLY TRANSMIT AND RECEIVE.
- 1.6 THE SOSC IS TRANSPARENT TO THE PROTOCOL USED. IT IS ALSO TRANSPARENT TO THE DATA TRANSMITTED WITH THE EXCEPTION OF THE FIRST CHARACTERS WHICH MUST BE EIA STANDARD SYN CHARACTERS. THESE ARE USED FOR MESSAGE DETECTION AND DISCARDED. ALL OTHER DATA MANIPULATIONS MUST BE DONE BY THE PROGRAM.

2. CALLING SEQUENCE (NUMBERS IN CIRCLES REFER TO POINTS IN FIG. 1)

- 2.1 LINE INACTIVE, TRANSMIT CLOCK IS ALWAYS PRESENT FROM THE DATA SETS TO THE CUSTOMER EQUIPMENT (SOSC) AT BOTH ENDS OF THE LINE.
- 2.2 THE CALLING END HAS DIALED AND THE CALLED PHONE IS RINGING. THE LINE LIGHT ON THE CALLED PHONE IS FLASHING.
- 2.3 THE LINE KEY IS DEPRESSED (PLACING THE PHONE IN THE VOICE MODE), THE HANDSET IS PICKED UP, AND VOICE CONTACT IS ESTABLISHED.
- 2.4 THE FIRST PROGRAM ACTION TAKEN IS TO SET DATA TERMINAL READY. THE "TR" LAMP ON A 201-C DATA SET WILL BE LIT WHEN DTR IS ACTIVE.
- 2.5 THE DATA (RELEASE) KEY ON THE TEL. SET IS THEN DEPRESS'D. THE LINE LIGHT SHOULD THEN ILLUMINATE AND THE HANDSET MAY BE HUNG UP WITHOUT DROPPING THE LINE.
- 2.6 APPROXIMATELY 57ms LATER THE DATA SET WILL ACTIVATE ITS READY BIT INDICATING DATA MODE AND ILLUMINATE THE "HR" LAMP (201-C).
- 2.7 THE ON STATE OF THE "HR" LAMP SHOULD NOT BE INTERPRETED TO MEAN THAT A DATA COMMUNICATIONS PATH EXISTS. THE CALLING STATION MUST ALSO BE IN THE DATA MODE.
- 2.8 EITHER END MAY INITIATE A DATA TRANSFER (DEPENDING UPON THE PROTOCOL) BUT FOR THE SAKE OF THIS EXAMPLE WE WILL ASSUME THE CALLING END DOES SO.
- 2.9 THE CALLED (RECEIVING) END MUST SET ITS RECEIVE BIT ENABLING THE RECEIVE MESSAGE REGISTER AND THE CALLING (TRANSMITTING) END THEN SETS ITS TRANSMIT BIT WHICH ASSERTS REQUEST TO SEND TO THE DATA SET.
- 2.10 150ms LATER THE CALLING DATA SET REPLIES TO ITS SOSC WITH A CLEAR TO SEND.
- 2.11 APPROXIMATELY 5ms LATER THE CARRIER SENT BY THE CALLING END IS RECEIVED AND SYNCHRONIZED BY THE CALLED DATA SET WHICH BEGINS TO SEND CLOCK INFORMATION AND CARRIER DETECT TO THE CALLED SOSC.
- 2.12 ANY TIME AFTER CTS GOES ACTIVE THE CALLING SOSC IS FREE TO SEND DATA TO ITS DATA SET USING THE TRANSMIT CLOCK TO SHIFT DATA FROM THE TDC BUFFER CIRCUIT.
- 2.13 AFTER DETECTING TWO SYN CHARACTERS (026 OR 226) THE CALLED SOSC INDICATES SYNCHRONIZATION (INF 060).


2. CALLING SEQUENCE (CONT)

- 2.14 AS THE FIRST NON-SYN CHARACTER IS DETECTED THE SOSC WILL ASSERT "NEW MESSAGE" (1HF070).
- 2.15 AS THE CALLING END SENDS THE END OF ITS MESSAGE IT MAY DISABLE REQUEST TO SEND EITHER MANUALLY OR AUTOMATICALLY VIA THE ABE BIT. THIS IS IMMEDIATELY REFLECTED BY THE DATA SET REMOVING CLEAR TO SEND.
- 2.16 THE TRANSMITTING DATA CONTINUES TO RUN FOR SEVERAL CLOCK CYCLES CLEARING ITS INTERNAL REGISTERS OF ANY REMAINING BITS.
- 2.17 THE RECEIVING DATA SET SIMILARLY CONTINUES TO RUN FOR SEVERAL CYCLES FOR THE SAME REASON AND THEN DISABLES CARRIER DETECT TO THE CALLED SOSC.
- 2.18 THE SOSC SEES DCD GO AWAY AND REMOVES THE RECEIVE CLOCK (IF STILL PRESENT) CAUSING NEW MESSAGE AND SYNC TO GO INACTIVE. THIS TRIGGERS AN END OF MESSAGE PULSE AND FORCES A FILL OF THE TDC BUFFER CIRCUIT IF THE BUFFER READY FLAG IS NOT SET.
- 2.19 IF THE ACTION ON BUFFER END (ABE) BIT WAS SET IN THE TRANSMITTING SOSC, THE ACTION OF EMPTYING THE LAST BIT FROM THE BUFFER CIRCUIT WILL CLEAR THE TRANSMIT STATE (RTS) AND SET THE RECEIVE STATE. THIS OPENS THE LINE FOR TRANSMISSION IN THE REVERSE DIRECTION WHICH OCCURS IN THE SAME MANNER AS DESCRIBED IN 2.9 - 2.18.
- 2.20 COMMUNICATIONS TYPICALLY CONTINUE LIKE THIS WITH REPETITIVE LINE REVERSALS UNTIL ALL DATA IS TRANSMITTED.
- 2.21 DATA TRANSFER MAY BE INTERRUPTED AT ANY TIME TO RE-ESTABLISH VOICE CONTACT (SEE FIG. 2) OR TERMINATE THE CALL. TRANSFER TO VOICE MODE OR CALL TERMINATION MUST OCCUR AT BOTH ENDS OF THE LINE.
- 2.22 THE CALL IS TERMINATED BY EITHER TRANSFERING TO VOICE MODE AND HANGING UP OR, IF THE DATA SET IS OPTIONED FOR DTR CONTROL, BY REMOVING DATA TERMINAL READY.
- 2.23 THE LINE IS ACTUALLY TERMINATED 15ms LATER WHEN DATA SET READY GOES INACTIVE.

PART OF FS 7
 COMPOSITE DIAGRAM 2

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		65	5AC
BELL LABORATORIES	SD-1C904-01	B7GB	

PART OF FS 7
 SYNCHRONOUS DATA SET CONTROLLER
COMPOSITE DIAGRAM 3
 TYPICAL CALLING SEQUENCE



- NOTES:
1. THE POINT AT WHICH DTR IS SET IS NOT CRITICAL AS LONG AS IT IS ACTIVE PRIOR TO PUTTING THE TEL SET INTO DATA MODE.
 2. OPTION SELECTABLE.
 3. RINGO IS ONLY ACTIVE AT THE TIME THE CALLED TEL SET IS ACTUALLY RINGING (THE SAME TIME AS THE TEL SET LINE LAMP IS LIT).
 4. TIMING FOR 201C DATA SET ON 2 WIRE SWITCHED NETWORK ONLY.
 5. UNLESS OTHERWISE STATED, SIGNALS SHOWN ARE THE CALLED END OF THE LINE (THE END WHICH RECEIVES THE FIRST MESSAGE).
 6. REC31 MUST BE SET PRIOR TO RDATA1 GOING ACTIVE AND SHOULD BE SET PRIOR TO DCDD GOING ACTIVE.
 7. REC31 IS ASSERTED BY THE CALLING END AUTOMATICALLY IF ABE WAS SENT.
 8. ALTHOUGH CTS GOES INACTIVE SIMULTANEOUSLY WITH RTS THERE IS AN EFFECTIVE INTERVAL OF 1-2ms WHEN RTS MAY BE REASSERTED WITHOUT INVOKING THE NORMAL 150ms DELAY.
 9. LINE DISCONNECT IS ACHIEVED IN DATA MODE BY REMOVING DTR, OR IN VOICE MODE BY HANGING UP THE HANDSET.
 10. DELAY INDICATED AT THESE POINTS IS VARIABLE AND A FUNCTION OF PROGRAM TIMING.

THESE SIGNALS OCCUR IDENTICALLY AT THE OPPOSITE END OF THE LINE DURING THE REVERSE DATA TRANSFER. ALL SHOULD BE INACTIVE DURING NORMAL CALL TERMINATION.

FIGURE 1

PART OF FS 7
 COMPOSITE DIAGRAM 3

TAPE DATA CONTROLLER		DWG SIZE 65	ISSUE 5AC
BELL LABORATORIES	SD-1C904-01	B76C	


PRINTED IN U.S.A.

3. CALL ORIGINATION AND TERMINATION

- 3.1 A CALL MAY BE ORIGINATED EITHER MANUALLY AS SHOWN IN FIGURE 1, OR AUTOMATICALLY WITH AN AUTOMATIC CALLING UNIT (ACU). THE ACU MUST BE INTERFACED SEPARATELY FROM THE DATA SET.
- 3.2 SIMILARLY A CALL MAY BE ANSWERED MANUALLY AS PREVIOUSLY DESCRIBED, OR MAY BE AUTOMATICALLY ANSWERED BY THE DATA SET. THIS WILL OCCUR IF THE DATA SET IS OPTIONED FOR LINE CONTROL BY DTR (SEE APPROPRIATE DATA SET BSP) AND THE TEL. SET IS IN DATA MODE WITH DTR SET WHEN RING IS ACTIVE.

PART OF FS 7
 SYNCHRONOUS DATA SET CONTROLLER
COMPOSITE DIAGRAM 4
 CALL ORIGINATION AND TERMINATION FLOW CHART

- NOTES:
1. THE ACTUAL POINT AT WHICH DTR IS SET IS NOT CRITICAL AS LONG AS IT IS SET PRIOR TO TRANSFERRING INTO DATA MODE.
 2. DOUBLED BORDERED BOXES INDICATE SYSTEM SOFTWARE ACTION.



PART OF FS 7 COMPOSITE DIAGRAM 4		
TAPE DATA CONTROLLER		DWG SIZE 65
		ISSUE 5AC
BELL LABORATORIES	SD-IC904-01	B76D

CIRCUIT NOTES:

DESIG	FUSE AMP	POTENTIAL	ONE PER
-48VA	1-1/3	-48	APP FIG. 1
-48VB	2	-48	
+24V	3/4	+24	
<u>BATTERY SYMBOL</u>		<u>VOLTAGE RANGE</u>	
+24		20.75-26.25	
-48		41.75-52.5	

EQUIPMENT NOTES:

- 201. UNLESS OTHERWISE SPECIFIED, ALL WIRING SHALL BE 30 GAUGE, AUTOMATICALLY INSTALLED, D-4 TYPE WIRING.
- 202. WIRING SHALL BE KS-21337 30 GAUGE TIGHT TWISTED PAIR.
- 203. PART OF ED-4C017-30 MULTILAYER BACKPLANE.
- 206. MASTER SPECIALTIES CO. SWITCH PART NO. 600-A8-C3-D1-F14-J1W-L3.
- 207. THE DATA SET MAY BE LOCATED IN ANY SPACE AVAILABLE AS LONG AS THE CONNECTING CIRCUIT CABLE DOES NOT EXCEED 90 FEET IN LENGTH.

INFORMATION NOTES:

- 301. UNLESS OTHERWISE SPECIFIED: VALUES PRECEDED BY THE SYMBOL + (PLUS) OR - (MINUS) ARE IN VOLTS.
- 302. IN SOSC APPLICATIONS OF THE TDC REFER TO APPROPRIATE SD FOR INFORMATION ON USER SUPPLIED DATA SET. SEE NOTE 1 ON FS 7 FOR SOSC COMPATIBLE RECOMMENDED DATA SETS.

FEATURE OR OPTION	PROVIDE		
	APP FIG.	APP OR WRG	QUANTITY
TAPE DATA CONTROLLER	1		1 PER CKT
SYNCHRONOUS DATA SET CONTROLLER	APPARATUS	Z Y	1 PER CKT
	WIRING ALWAYS REQD	Z	

RECORD OF FIGURES, WIRING AND APPARATUS CHANGES						
CHANGED ON ISS	IF JOB RECORDS DO NOT SPECIFY	THIS OPTION WAS FURN	SEE NOTE	USE IN CIRCUIT		
				STD	A&M	MD
5AC	Y OR Z	NONE		Y AND Z		

TAPED DATA CONTROLLER		2	SD-1C904-01-D1
BELL TELEPHONE LABORATORIES INCORPORATED			
		6S	PRINTED IN U.S.A.

ISSUE
5AC

NOTES:


- UNLESS OTHERWISE SPECIFIED WIRING SHALL BE 26 GA, BY, TIGHT TWISTED PAIR.
- WIRING SHALL BE 16 GA, KS-13385 STRANDED WIRE.
- WIRING SHALL BE 16 GA, KS-13385 STRANDED WIRE.
- WIRING SHALL BE 20 GA, BW TYPE WIRE.
- WIRING SHALL BE 22 GA, BU TYPE WIRE.
- WIRING SHALL BE KS-21536, 28 GA WIRE.
- WIRING SHALL BE KS-21536, 30 GA WIRE.
- WIRE METHOD OF CA3 IS DEFINED AS PART OF CABLE ASSEMBLY ED4C084-10.
- THE FOLLOWING CODES OF CONNECTORS ARE USED:

J1-J6	KS-20863, L1; MATING CABLE CONNECTOR KS-20864, L9.
J7, J8	943AJ
J9	KS-16785, L11
J10	KS-16785, L15
J11-J13	942C
J14, J15	943AJ
J16	KS-19085, L14; MATING CABLE CONNECTOR KS-19087, L7

10. THIS TERMINAL IS A STANDARD COAXIAL TERMINATION FIELD (CTF) GROUND PIN. IT'S GROUND IS COMMON WITH ALL GROUND TERMINALS VIA THE MULTILAYER PRINTED WIRING BOARD (MLPW), ED4C017-30, GROUND PLANE.


11. THE FOLLOWING SHOWS THE SYMBOLIC EQUIVALENT OF THE TABULAR REPRESENTATION:

TO CONNECTION					FROM CONNECTION				
DESTINATION	LEAD DESIG	WIRE METHOD	SYM	TERMINAL	LEAD DESIG	TO TERMINATION	TERMINAL	OPT	NOTE
.....NO CAD APPARATUS INVOLVED.....									
TO CAD 3	GRDB	CA3			GRDB	01-39 SW	B		7
TO CAD 3	+24V	CA3			+24V	01-39 SW	1C		6




12. THE FOLLOWING SHOWS THE SYMBOLIC EQUIVALENT OF THE TABULAR REPRESENTATION:

TO CONNECTION					FROM CONNECTION				
DESTINATION	LEAD DESIG	WIRE METHOD	SYM	TERMINAL	LEAD DESIG	TO TERMINATION	TERMINAL	OPT	NOTE
.....J7									
	+5VB	MC		05-44	JACK/PM				(NOTE 12).....
	+5VB	MC		100	+5VB				
	+5VB	MC		101	+5VB				
	+5VB	MC		102	+5VB				
	+5VB	MC		103	+5VB				
	+5VB	MC		104	+5VB				
	+5VB	MC		105	+5VB				
	+5VB	MC		106	+5VB				
TO CAD 7	+5VB	CA3		107	+5VB				




13. THE FOLLOWING SHOWS THE SYMBOLIC EQUIVALENT OF THE TABULAR REPRESENTATION:

TO CONNECTION					FROM CONNECTION				
DESTINATION	LEAD DESIG	WIRE METHOD	SYM	TERMINAL	LEAD DESIG	TO TERMINATION	TERMINAL	OPT	NOTE
TO CAD 2	-48VB	CA3		01-40R	TS				(NOTE 13).....
TO CONN CKT	-48VB			1B	-48VB				6
	-48VB			1T	-48VB				
TO CAD 10	-48VRTNB	MC		2B	-48VRTNB				3
TO CONN CKT	-48VRTNB	CA3		2T	-48VRTNB				
	-48VRTNB			2T	-48VRTNB				




14. THE FOLLOWING SHOWS THE SYMBOLIC EQUIVALENT OF THE TABULAR REPRESENTATION:

TO CONNECTION					FROM CONNECTION				
DESTINATION	LEAD DESIG	WIRE METHOD	SYM	TERMINAL	LEAD DESIG	TO TERMINATION	TERMINAL	OPT	NOTE
.....J11									
TO CAD 10	TTREWCG	CA3	P1	06-21	JACK/CTF				(NOTE 14).....
TO CAD 10	TTREWCG	CA3	P1	14	TTREWCG				10
TO CAD 11	RDCLKOG	CA3	P2	24	RDCLKOG 05-22	CP	111		
TO CAD 11	RDCLKO	CA3	P2	25	RDCLKOG 05-21	CP	218		10




15. THE FOLLOWING SHOWS THE SYMBOLIC EQUIVALENT OF THE TABULAR REPRESENTATION:

TO CONNECTION					FROM CONNECTION				
DESTINATION	LEAD DESIG	WIRE METHOD	SYM	TERMINAL	LEAD DESIG	TO TERMINATION	TERMINAL	OPT	NOTE
.....J1(HYINTB)									
TO CONN CKT	HYINTBP		CX1	01-27R	CONNECTOR				(NOTE 15).....
TO CONN CKT	HYINTBP		CX1	1	HYINTBP 05-34	CP	317		202
TO CONN CKT	HYINTB		CX1	2	HYINTB 05-34	CP	218		202



16. THE FOLLOWING SHOWS THE SYMBOLIC EQUIVALENT OF THE TABULAR REPRESENTATION:

TO CONNECTION					FROM CONNECTION				
DESTINATION	LEAD DESIG	WIRE METHOD	SYM	TERMINAL	LEAD DESIG	TO TERMINATION	TERMINAL	OPT	NOTE
.....									
TO CAD 9	+5VB	CA3		04-31S	LUG				(NOTE 16).....
TO CAD 5	+5VB	CA3		+5V	+5VB				4
	+5VB			+5V	+5VB				2



TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		65	5AC
BELL LABORATORIES	SD-1C904-01	GBI	

CAD 1
UNIT SYMBOL

ELEMENT IDENTIFIER

A

TDC SPI

TERM. MODIFIER	FUNC	ACCESS TERM.	FS TERM.	LOC FS/SYM	NOTE
MYINTAN	0	02-27R-2	05-34-219	1/1	202
MYINTAP	0	02-27R-1	05-34-318	1/1	202
MYINTBN	0	01-27R-2	05-34-218	1/1	202
MYINTBP	0	01-27R-1	05-34-317	1/1	202
MYRAN	1	02-28R-2	05-33-311	1/2	202
MYRAP	1	02-28R-1	05-33-213	1/2	202
MYRBN	1	01-28R-2	05-33-208	1/2	202
MYRBP	1	01-28R-1	05-33-308	1/2	202
MYSAN	0	02-30R-2	05-33-118	1/2	202
MYSAP	0	02-30R-1	05-33-218	1/2	202
MYSBN	0	01-30R-2	05-33-219	1/2	202
MYCBP	0	01-30R-1	05-33-318	1/2	202

ELEMENT IDENTIFIER

C

SYNCHRONOUS DATA SET CONTROLLER

TERM. MODIFIER	FUNC	ACCESS TERM.	FS TERM.	LOC FS/SYM	NOTE
CTSP-CB	1	01-19-5F	05-24-218	7/2	2
DCDP-CF	1	01-19-8F	05-24-313	7/2	2
DSRP-CC	1	01-19-6F	05-24-317	7/2	2
DTRP-CD	0	01-19-20F	05-24-310	7/2	2
FG-AA	G	01-19-1F	01-40R-3T	6/4	2
RCP-DD	1	01-19-17F	05-24-213	7/2	2
PDN-BB	1	01-19-3F	05-24-214	7/2	2
RNGP-CE	1	01-19-22F	05-24-314	7/2	2
RTSP-CA	0	01-19-4F	05-24-106	7/2	2
SG-AB	G	01-19-7F	05-24-210	7/2	2
TCP-UB	1	01-19-15F	05-24-318	7/2	2
TRDN-BA	0	01-19-2F	05-24-105	7/2	2

ELEMENT IDENTIFIER

B

TDC PWR

TERM. MODIFIER	FUNC	ACCESS TERM.	FS TERM.	LOC FS/SYM	NOTE
+24V	P	05-44-112	05-39-112	6/1	
+24V	P	05-44-012	05-39-112	6/1	
-48VA	P	05-44-019	05-44-019	6/2	
-48VAB	P	05-44-018	05-44-018	6/2	
-48VAC	P	05-44-017	05-44-017	6/2	
-48VAD	P	05-44-117	05-44-117	6/2	
-48VAE	P	05-44-118	05-44-118	6/2	
-48VAF	P	05-44-119	05-44-119	6/2	
-48VAG	P	05-39-119	05-39-119	6/1	
-48VAH	P	05-39-118	05-39-118	6/1	
-48VAI	P	05-39-117	05-39-117	6/1	
-48VAJ	P	05-39-017	05-39-017	6/1	
-48VAK	P	05-39-018	05-39-018	6/1	
-48VAL	P	05-39-019	05-39-019	6/1	
-48VB	I	01-40R-1T	01-40R-1T	6/4	
-48VRTNA	I	05-44-014	05-44-014	6/2	
-48VRTNE	I	01-40R-2T	01-40R-2T	6/4	
-48VRTNC	I	05-39-014	05-39-014	6/1	
-48VRTND	P	05-39-015	05-39-015	6/1	
-48VRTNE	P	05-39-016	05-39-016	6/1	
-48VRTNF	P	05-39-114	05-39-114	6/1	
-48VRTNG	P	05-39-115	05-39-115	6/1	
-48VRTNH	P	05-39-116	05-39-116	6/1	
-48VRTNI	P	05-44-015	05-44-015	6/2	
-48VRTNJ	P	05-44-016	05-44-016	6/2	
-48VRTNK	P	05-44-116	05-44-116	6/2	
-48VRTNL	P	05-44-115	05-44-115	6/2	
-48VRTNM	P	05-44-114	05-44-114	6/2	
FA	0	05-44-314	05-39-314	6/1	
FRGRD	G	01-40R-3T	01-40R-3T	6/4	
GRDB	G	05-44-319	05-44-319	6/2	
NPA	1	05-44-315	05-39-315	6/1	
PA	0	05-44-313	05-39-313	6/1	
PA	0	05-44-310	05-39-313	6/1	
PAT	1	05-44-312	05-39-312	6/1	

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		C2	5AC
BELL LABORATORIES	SD-1C904-01	GBZ	

CAD 10
CTT CONNECTIONS

TO CONNECTION				FROM CONNECTION				OPT	NOTE
DESTINATION	LEAD DESIG	METHOD	WIRE SYM	TERMINAL	LEAD DESIG	TERMINATION	TERMINAL		
.....J9..... 04-04R JACK/CTT (NOTE 14).....									
TO CAD 14	TTMSTPO	CA3	P1	2	TTMSTPO				
TO CAD 12	TTFFOG	CA3	P2	4	TTFFOG				
TO CAD 14	TTBOTAOG	CA3	P17	7	TTBOTAOG				
TO CAD 12	TTFRG	CA3	P4	8	TTFRG				
TO CAD 14	TTSELOG	CA3	P5	9	TTSELOG				
TO CAD 14	TTINITOG	CA3	P7	11	TTINITOG				
TO CAD 12	TTREWCOG	CA3	P8	12	TTREWCOG				
TO CAD 14	MANENOG	CA3	P9	13	MANENOG				
TO CAD 13	TTROYOG	CA3	P10	14	TTROYOG				
TO CAD 14	RWDINGOG	CA3	P11	15	RWDINGOG				
TO CAD 14	TOROG	CA3	P12	16	TOROG				
TO CAD 14	TIMAG	CA3	P13	17	TIMAG				
TO CAD 14	TTEOTAOG	CA3	P14	18	TTEOTAOG				
TO CAD 14	LPEWOG	CA3	P15	19	LPEWOG				
TO CAD 9	CARTWEOG	CA3	P16	20	CARTWEOG				
TO CAD 9	FRGRD	CA3		21	FRGRD				
TO CAD 12	-48VRTNB	CA3		22	-48VRTNB				
TO CAD 12	+5VB	CA3		24	+5VB				
TO CAD 12	-48VBS	CA3		25	-48VBS				
TO CAD 12	TTFFO	CA3	P2	26	TTFFO				
TO CAD 12	TTSF0	CA3	P3	27	TTSF0				
TO CAD 12	TTFR0	CA3	P4	28	TTFR0				
TO CAD 12	TTSR0	CA3	P5	29	TTSR0				
TO CAD 14	TTSELO	CA3	P6	30	TTSELO				
TO CAD 12	TTINITO	CA3	P7	31	TTINITO				
TO CAD 12	TTREWCO	CA3	P8	32	TTREWCO				
TO CAD 14	MANENO	CA3	P9	33	MANENO				
TO CAD 13	TTROYO	CA3	P10	34	TTROYO				
TO CAD 14	RWDINGAO	CA3	P11	36	RWDINGAO				
TO CAD 14	TORO	CA3	P12	38	TORO				
TO CAD 14	TIMAO	CA3	P13	40	TIMAO				
TO CAD 13	TTBOTA	CA3	P17	42	TTBOTA				
TO CAD 13	TTEOTA	CA3	P14	44	TTEOTA				
TO CAD 9	LPEWO	CA3	P15	47	LPEWO				
TO CAD 9	+24VS	CA3	P16	49	+24VS				

CAD 12
CTF CONNECTIONS

TO CONNECTION				FROM CONNECTION				OPT	NOTE
DESTINATION	LEAD DESIG	METHOD	WIRE SYM	TERMINAL	LEAD DESIG	TERMINATION	TERMINAL		
.....J11..... 06-21 JACK/CTF (NOTE 14).....									
TO CAD 10	TTREWCOG	CA3	P1	14	TTREWCOG	05-22	CP	111	
TO CAD 11	RDCLKOG	CA3	P2	24	RDCLKOG	05-21	CP	218	
TO CAD 11	RDDATAOG	CA3	P3	34	RDDATAOG	05-21	CP	318	
TO CAD 11	RDDATAO	CA3	P3	35	RDDATAO	05-21	CP	318	
.....J11..... 06-22 JACK/CTF (NOTE 14).....									
TO CAD 10	TTSELOG	CA3	P4	04	TTSELOG	05-22	CP	315	
TO CAD 10	TTSELO	CA3	P4	05	TTSELO	05-22	CP	116	
TO CAD 10	TTSF0G	CA3	P5	14	TTSF0G	05-22	CP	116	
TO CAD 10	TTSF0	CA3	P5	15	TTSF0	05-22	CP	116	
TO CAD 10	TTFR0G	CA3	P6	24	TTFR0G	05-22	CP	016	
TO CAD 10	TTFR0	CA3	P6	25	TTFR0	05-22	CP	016	
TO CAD 10	TTFFOG	CA3	P7	34	TTFFOG	05-22	CP	216	
TO CAD 10	TTFFO	CA3	P7	35	TTFFO	05-22	CP	216	
.....J11..... 06-23 JACK/CTF (NOTE 14).....									
TO CAD 10	TTSR0G	CA3	P8	04	TTSR0G	05-22	CP	316	
TO CAD 11	WRENABOG	CA3	P9	14	WRENABOG	05-22	CP	100	
TO CAD 11	WRENABO	CA3	P9	15	WRENABO	05-22	CP	100	

CAD 13
CTF CONNECTIONS

TO CONNECTION				FROM CONNECTION				OPT	NOTE
DESTINATION	LEAD DESIG	METHOD	WIRE SYM	TERMINAL	LEAD DESIG	TERMINATION	TERMINAL		
.....J12..... 06-18 JACK/CTF (NOTE 14).....									
TO CAD 10	CARTWEOG	CA3	P1	34	CARTWEOG	05-19	CP	201	
TO CAD 10	CARTWEO	CA3	P1	35	CARTWEO	05-19	CP	201	
.....J12..... 06-19 JACK/CTF (NOTE 14).....									
TO CAD 10	TIMAG	CA3	P2	04	TIMAG	05-19	CP	118	
TO CAD 10	TIMAO	CA3	P2	05	TIMAO	05-19	CP	118	
TO CAD 10	TOROG	CA3	P3	14	TOROG	05-19	CP	018	
TO CAD 10	TORO	CA3	P3	15	TORO	05-19	CP	018	
TO CAD 10	RWDINGOG	CA3	P4	24	RWDINGOG	05-19	CP	019	
TO CAD 10	RWDINGAO	CA3	P4	25	RWDINGAO	05-19	CP	019	
TO CAD 10	TTROYOG	CA3	P5	34	TTROYOG	05-19	CP	301	
TO CAD 10	TTROYO	CA3	P5	35	TTROYO	05-19	CP	301	
.....J12..... 06-20 JACK/CTF (NOTE 14).....									
TO CAD 10	LPEWOG	CA3	P6	04	LPEWOG	05-19	CP	300	
TO CAD 10	LPEWO	CA3	P6	05	LPEWO	05-19	CP	300	
TO CAD 10	TTEOTAOG	CA3	P7	14	TTEOTAOG	05-20	CP	113	
TO CAD 10	TTEOTA	CA3	P7	15	TTEOTA	05-20	CP	113	
TO CAD 11	DATDETOG	CA3	P8	24	DATDETOG	05-19	CP	219	
TO CAD 11	DATDETO	CA3	P8	25	DATDETO	05-19	CP	219	
TO CAD 11	WRDATAG	CA3	P9	34	WRDATAG	05-20	CP	312	
TO CAD 11	WRDATA	CA3	P9	35	WRDATA	05-20	CP	312	

CAD 11
CTT CONNECTIONS

TO CONNECTION				FROM CONNECTION				OPT	NOTE
DESTINATION	LEAD DESIG	METHOD	WIRE SYM	TERMINAL	LEAD DESIG	TERMINATION	TERMINAL		
.....J10..... 04-10R JACK/CTT (NOTE 14).....									
TO CAD 14	WTA00G	CA3	P1	1	WTA00G				
TO CAD 14	RTA00G	CA3	P2	2	RTA00G				
TO CAD 14	WTA10G	CA3	P3	3	WTA10G				
TO CAD 14	RTA10G	CA3	P4	4	RTA10G				
TO CAD 12	WRENABOG	CA3	P5	5	WRENABOG				
TO CAD 13	WRDATAG	CA3	P6	6	WRDATAG				
TO CAD 12	RDDATAOG	CA3	P7	14	RDDATAOG				
TO CAD 12	RDCLKOG	CA3	P8	15	RDCLKOG				
TO CAD 13	DATDETOG	CA3	P9	16	DATDETOG				
TO CAD 13	DATDETO	CA3	P9	18	DATDETO				
TO CAD 14	WTA00	CA3	P1	19	WTA00				
TO CAD 14	RTA00	CA3	P2	20	RTA00				
TO CAD 14	WTA10	CA3	P3	21	WTA10				
TO CAD 14	RTA10	CA3	P4	22	RTA10				
TO CAD 12	WRENABO	CA3	P5	23	WRENABO				
TO CAD 13	WRDATA	CA3	P6	24	WRDATA				
TO CAD 12	RDDATAO	CA3	P7	35	RDDATAO				
TO CAD 12	RDCLKO	CA3	P8	36	RDCLKO				

CAD 14
CTF CONNECTIONS

TO CONNECTION				FROM CONNECTION				OPT	NOTE
DESTINATION	LEAD DESIG	METHOD	WIRE SYM	TERMINAL	LEAD DESIG	TERMINATION	TERMINAL		
.....J13..... 06-18 JACK/CTF (NOTE 14).....									
TO CAD 10	TTINITOG	CA3	P1	26	TTINITOG	05-22	CP	209	10
TO CAD 10	TTINITO	CA3	P1	27	TTINITO	05-22	CP	209	10
TO CAD 10	TTMSTPOG	CA3	P2	36	TTMSTPOG	05-22	CP	309	10
TO CAD 10	TTMSTPO	CA3	P2	37	TTMSTPO	05-22	CP	309	10
.....J13..... 06-19 JACK/CTF (NOTE 14).....									
TO CAD 10	TTBOTAOG	CA3	P8	26	TTBOTAOG	05-20	CP	302	10
TO CAD 10	TTBOTA	CA3	P8	27	TTBOTA	05-20	CP	302	10
TO CAD 10	MANENOG	CA3	P3	36	MANENOG	05-19	CP	009	10
TO CAD 10	MANENO	CA3	P3	37	MANENO	05-19	CP	009	10
.....J13..... 06-20 JACK/CTF (NOTE 14).....									
TO CAD 11	WTA00G	CA3	P4	06	WTA00G	05-22	CP	218	10
TO CAD 11	WTA00	CA3	P4	07	WTA00	05-22	CP	218	10
TO CAD 11	WTA10G	CA3	P5	16	WTA10G	05-22	CP	017	10
TO CAD 11	WTA10	CA3	P5	17	WTA10	05-22	CP	017	10
TO CAD 11	RTA00G	CA3	P6	26	RTA00G	05-22	CP	117	10
TO CAD 11	RTA00	CA3	P6	27	RTA00	05-22	CP	117	10
TO CAD 11	RTA10G	CA3	P7	36	RTA10G	05-22	CP	317	10
TO CAD 11	RTA10	CA3	P7	37	RTA10	05-22	CP	317	10

CAD 15
POWER

TO CONNECTION				FROM CONNECTION				OPT	NOTE
DESTINATION	LEAD DESIG	METHOD	WIRE SYM	TERMINAL	LEAD DESIG	TERMINATION	TERMINAL		
.....NO CAD APPARATUS INVOLVED.....									
TO CAD 2	PN48	CA3			PN48	05-28	CP	317	7

CAD 16
SPI CONNECTIONS

TO CONNECTION				FROM CONNECTION				OPT	NOTE
DESTINATION	LEAD DESIG	METHOD	WIRE SYM	TERMINAL	LEAD DESIG	TERMINATION	TERMINAL		
.....J1(MYINTB)..... 01-27R CONNECTOR (NOTE 15).....									
TO CONN CKT	MYINTBP		CX1	1	MYINTBP	05-34	CP	317	202
TO CONN CKT	MYINTBN		CX1	2	MYINTBN	05-34	CP	218	202
.....J2(MYRB)..... 01-28R CONNECTOR (NOTE 15).....									
TO CONN CKT	MYRBP		CX2	1	MYRBP	05-33	CP	308	202
TO CONN CKT	MYRBN		CX2	2	MYRBN	05-33	CP	208	202

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		C2	2A
BELL LABORATORIES		SD-1C904-01	
		GB4	

