SHEET INDEX

DWG ISSUE	CD ISSUE	DATE ISSUED	DRAWN	APPD
1	1	10-25-73	ESG AE2 BJH	PE ALM RTE
2D	2D	9-13-74	ZEN JMF	PE ACM
3A	2D APP 1A	1-17-77	JMF	PE RTR
4B	2D APP 2B	1-17-77	ZEN JMF	PE JES RTR

CONTENTS	SHEET NO.	ISSUE NO.																								
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
SHEET INDEX / SUPPORTING INFORMATION	A1	1	2	3	4																					
FS 1-DATA TEST SET NO. 911NA	B1	1	1	1	1																					
	B2	1	2	2	2																					
	B3	1	2	3	3																					
	B4	1	2	3	4																					
	B5	1	2	3	4																					
APP FIG. 1	C1	1	2	3	4																					
CIRCUIT NOTES / EQUIPMENT NOTES	D1	1	2	3	4																					
INFORMATION NOTES	D2	1	2	2	2																					
	D3	1	2	2	2																					
	D4	1	1	1	1																					
	D5	1	2	2	2																					
	D6	1	2	2	2																					
	D7	1	2	2	2																					
	D8	1	2	2	2																					
	D9	1	2	2	2																					
	D10	1	1	1	1																					
	D11	1	2	2	2																					
	D12	1	2	2	2																					
	D13	1	2	2	2																					
	D14	1	2	2	2																					
	D15	1	2	3	4																					
	D16	1	2	3	4																					

CONTENTS	SHEET NO.	ISSUE NO.																								
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
CPS 1- TEST SENTENCE GENERATOR	J1A	1	2	2	2																					
	J1B	1	2	3	4																					
	J1C	1	2	2	2																					
	J1D	1	2	2	2																					
	J1E	1	2	3	4																					
CPS 2 - DISTORTION MEASURING SET	J2A	1	2	2	2																					
	J2B	1	1	1	1																					
	J2C	1	2	2	2																					
	J2D	1	1	1	1																					
	J2E	1	2	2	2																					
	J2F	1	2	2	2																					
CPS 3 - CLOCK, INPUT, OUTPUT AND FILTER CIRCUITS	J3A	1	2	3	3																					
	J3B	1	2	2	2																					
	J3C	1	2	3	3																					
CPS 4-PART OF POWER SUPPLY	J4		2	2	2																					

SHEET INDEX NOTES

1. WHEN CHANGES ARE MADE IN THIS DRAWING, ONLY THOSE SHEETS AFFECTED WILL BE REISSUED.

2. THIS SHEET INDEX WILL BE REISSUED AND BROUGHT UP TO DATE EACH TIME ANY SHEET OF THE DRAWING IS REISSUED, OR A NEW SHEET IS ADDED.

3. THE ISSUE NUMBER ASSIGNED TO A CHANGED OR NEW SHEET WILL BE THE SAME ISSUE NUMBER AS THAT OF THE SHEET INDEX.

4. SHEETS THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NUMBER.

5. THE LAST ISSUE NUMBER OF THE SHEET INDEX IS RECOGNIZED AS THE LATEST ISSUE NUMBER OF THE DRAWING AS A WHOLE.

SUPPORTING INFORMATION

CATEGORY	NO.
EQUIPMENT DESIGN REQUIREMENTS	807-462-152
MANUFACTURING TEST REQUIREMENT	X-78827
BSP-DESCRIPTION, OPERATION AND MAINTENANCE	103-813-110 103-813-510

REPLACES SD-70937-01 & SD-70938-01.

SD-73094-01   1L02

DATA SYSTEMS STATION

DATA TEST SET NO. 911NA

AT&TCO STANDARD

ISSUE 4B

(2) SD-73094-01-A1
38 SHEETS

BELL TELEPHONE LABORATORIES INCORPORATED

DWG SIZE 6S

PRINTED IN U.S.A.

SD-73094-01-A1

PART OF FS I
DATA TEST SET NO. 911NA

TEST SENTENCE GENERATOR CP1

SD-73094-OI-BI

ISSUE 1

PART OF FS I
### DATA TEST SET NO. 911NA

DATA TEST SET NO. 911NA

SD-73094-01-B2

BELL TELEPHONE LABORATORIES
INCORPORATED

6S

ISSUE 2D

CLOCK, INPUT, OUTPUT AND FILTER CIRCUITS
CP3

PART OF FS1
DATA TEST SET NO. 911NA

DATA TEST SET NO. 911NA

SD-73094-01-B4

BELL TELEPHONE LABORATORIES INCORPORATED

ISSUE 4B

PART OF FS1
DATA TEST SET NO. 911NA

APP FIG. I

CIRCUIT PACK

EQPT LOC			
DESIG	CP1	CP2	CP3
CODE	ED-73551	ED-73552	ED-73553
OPTION			
ELEM IDENT	TERM.	TERM.	TERM.
TERM. FS LOC			

CORD

DESIG	LOC	CODE
CA1	4B0,4C0,4C9,5A0	ED-73550, GROUP 1 (E/W CONN J1)
CA2	4A9,4C9,4E9	ED-73550, GROUP 1 (E/W CONN J2)
CA3	4E0,4E5,4F0,5A0,5A8	ED-73550, GROUP 1 (E/W CONN J3)
CA4	4E3,4E7,4F9	ED-73550, GROUP 1 (E/W CONN J4)
CA5	5A1,5A4	ED-73550, GROUP 1 (E/W CONN J5)
CA6	4B9,4C9,5A5	ED-73550, GROUP 1 (E/W CONN J6)
CA7	5H4	ED-73550, GROUP 2 (E/W CONN J7)
CA8	5A3,5A8,5A9	ED-73550, GROUP 1 (E/W CONN J8)
PWR CORD	5E7	~~BELDEN,17239~~, KS-20340,LI

CORD (CONT) PATCHING

DESIG	LOC	CODE
—	—	2P1D
—	—	2P1D
—	—	W1BB
—	—	W1BB
—	—	P1N
—	—	P1N
—	—	2W44B
—	—	2W44B

SEE CONNECTOR

CONNECTOR

DESIG	J1	J2	J3	J4	J5	J6	J7	J8
CODE	AMP INC., 1-86148-7	AMP INC., 1-86148-7	AMP INC., 1-86148-7	AMP INC., 1-86148-7	AMP INC., 86148-5	AMP INC., 1-86148-3	AMP INC., 86148-1	AMP INC., 86148-3
OPTION								
TERM.								
1	4C7	4E8	4E2	4E8	5A2	5A4	5H3	5A7
2	4C2	4E8	4E2	4E7	5A2	5A5	5H3	5A7
3	4C5	4E8	4E0	4E8	5A1	5A5	5H1	5A9
4	4C8	KEYED	4E1	SPARE	5A3	4C9	5H0	5A9
5	4C1	4C6	KEYED	4F6	SPARE	4C9	UNEQUIPPED	5A9
6	4C1	4C6	SPARE	4F6	5A2	SPARE	UNEQUIPPED	SPARE
7	KEYED	4C6	SPARE	4F7	5A3	5A4	UNEQUIPPED	5A6
8	SPARE	4C9	4E3	4F9	5A2	5A5	5H2	5A6
9	4C0	4C8	4E1	4F9	5A2	5A5	5H2	5A8
10	4C2	4C8	4E1	4F9	5A2	4C9	5H2	UNEQUIPPED
11	4C2	4C8	4E6	4F9	5A1	KEYED	5H3	UNEQUIPPED
12	4C3	4C8	4F3	4E4	5A2	SPARE	5H3	5A6
13	4C3	4C8	4F3	4E4	UNEQUIPPED		KEYED	5A9
14	4C0	4C7	4F4	4E5	UNEQUIPPED		UNEQUIPPED	5A7
15	4C2	4C7	4F2	4E5	SPARE		UNEQUIPPED	5A7
16	4C9	4C3	4F3	UNEQUIPPED	SPARE		UNEQUIPPED	5A3
17	4C0	4C8	4E5	UNEQUIPPED	5A3		UNEQUIPPED	SPARE
18	4C1	4C3	4F0	UNEQUIPPED	5A3		5H2	KEYED
19	4C1	4A5	4F0	4F7	5A2		5H2	5A8
20	5A0	4A8	4F0	4F8	5A2		5H2	5A7
21	5A0	4A2	4F1	4F8	5A2			5A7
22	4C9	4C3	4F2	4F8	UNEQUIPPED			UNEQUIPPED
23	4C4	4E9	4E0	4E8	5A4			5A5
24	4C2	4E8	4E0	4E8	5A1			5A6
25	4C4	4C6	4F5	4E4	5A1			
26	4C7	4C6	4E2	4E4	KEYED			
27	4C1	4C7	4E2	4F9	UNEQUIPPED			
28	4C4	4C7	5A1	4E3	UNEQUIPPED			
29	4C7	4C7	5A1	4F7				
30	4C0	4C7	5A8	4F5				
31	4C3	4C6	4F5	4F6				
32	4C6	4C5	4F4	4F6				
33	4C6	4C5	4F4	4F5				
34	4C0	4C4	4E1	SPARE				
35	4C3	4C5	4E2	SPARE				
36	4C6	4C5	4E6	SPARE				
37	4C0	4C5	4E7	SPARE				
38	4C3	4C5	4E7	UNEQUIPPED				
39	4C6	4C4	4E7	KEYED				
40	4C1	4C4	4E6	UNEQUIPPED				
41	4C3	4C4	4E6	4F8				
42	SPARE	4C4	4F1	4F8				
43	4C9	4A8	4F1	4F8				
44	4C9	4A5	4F2	4F8				

CAPACITOR

DESIG	LOC	CODE
C9	4D9	KS-20977 ,L4, 1800PF

DIODE

DESIG	LOC	CODE
CR1	4D0	(Z)(Y) HEWLETT PACKARD,5082-4882, 541A
[3] CR2-CR4	4E0	(Z)(Y) HEWLETT PACKARD,5082-4882, 541A
CR5	4E1	(Z)(Y) HEWLETT PACKARD,5082-4882, 541A
CR6	4E3	(Z)(Y) HEWLETT PACKARD,5082-4882, 541A
CR7	4E2	(Z)(Y) HEWLETT PACKARD,5082-4882, 541A
CR8	4E2	(Z)(Y) HEWLETT PACKARD,5082-4882, 541A
[3] CR9-CR11	4F0	(Z)(Y) HEWLETT PACKARD,5082-4882, 541A
[3] CR12-CR14	4F1	(Z)(Y) HEWLETT PACKARD,5082-4882, 541A
[3] CR15-CR17	4F2	(Z)(Y) HEWLETT PACKARD,5082-4882, 541A
[3] CR18-CR20	4F3	(Z)(Y) HEWLETT PACKARD,5082-4882, 541A
[3] CR21-CR23	4F4	(Z)(Y) HEWLETT PACKARD,5082-4882, 541A
CR24	4F5	(Z)(Y) HEWLETT PACKARD,5082-4882, 541A
CR25	5C4	(Z)(Y) HEWLETT PACKARD,5082-4882, 541A

DISPLAY

DESIG	LOC	CODE
DISPLAY	4G6	DIALIGHT CORP, 739-0200

JACK

DESIG	LOC	CODE
J1	4D8	KS-14523,L7
J2	4D9	KS-14523,L7
J3	4D9	KS-14523,L2
J4	5B9	KS-14523,L2
J5	5B4	KS-14523,L7
J6	5B4	KS-14523,L2
J7	5C4	KS-21546,L1
J8	5C4	KS-21546,L1
J9	5B5	KS-21546,L1
J10	5B5	KS-21546,L1
J11	5G6	KS-14523,L3

LAMP

DESIG	LOC	CODE
(Y) DS1	5D6	MARCO OAK,22-35380-6P19-211 E/W A1B NEON LAMP

POWER SUPPLY PANEL ASSEMBLY

DESIG	LOC	CODE
POWER SUPPLY E/W	5D3	ED-73554

CAPACITOR

DESIG	LOC	CODE
C1	5F3	KS-19658,L28, 800
C2	5F3	KS-20446,L39, 5600
C3	5E3	KS-19658,L9, 1000
C4	5D3	KS-19658,L9, 1000
C5	5G0	KS-19658,L43, 100
C6	5G1	KS-19658,L43, 100
C7	5D4	SPRAGUE, 196P10496S4, .1
C8	5F5	SPRAGUE, 196P10496S4, .1

CIRCUIT PACK

DESIG	LOC	CODE
CP4	5D1	ED-73579

DIODE

DESIG	LOC	CODE
CR26	5E4	MOTOROLA, HDA 952-1

FUSE

DESIG	LOC	CODE
F1	5D5	BUSMAN, MDL 1/2 AMP

POWER SUPPLY PANEL ASSEMBLY (CONT)
POWER SUPPLY (CONT)

E/W

TERMINAL

DESIG	LOC	CODE
E2	5G5	CAMBION CORP,160-2380-01-05-00
[4] E3-E6	5E3	CAMBION CORP,~~571-4115-1-0519~~,1511-01-10
E7	5G0	CAMBION CORP,~~571-4115-1-0519~~,1511-01-10
[3] E8-E10	5G1	CAMBION CORP,~~571-4115-1-0519~~,1511-01-10
[4] E11-E14	5F3	CAMBION CORP,~~571-4115-1-0519~~,1511-01-10
E15	5D4	CAMBION CORP,~~571-4115-1-0519~~,1511-01-10
E16	5F5	CAMBION CORP,~~571-4115-1-0519~~,1511-01-10
E17	5E4	CAMBION CORP,~~571-4115-1-0519~~,1511-01-10
E18	5F4	CAMBION CORP,160-2380-01-05-00
E20	5F5	CAMBION CORP,1511-01-10
(X) TP1	5F5	CAMBION CORP,511-4115-1-0519
(X) TP2	5E3	CAMBION CORP,511-4115-1-0519
(X) TP3,TP4	5G1	CAMBION CORP,511-4115-1-0519

TRANSFORMER

DESIG	LOC	CODE
T1	5E4	SIGNAL TRANSFORMER CO,7482

TRANSISTOR

DESIG	LOC	CODE
Q1	5B3	MOTOROLA,2N3055

RESISTOR

DESIG	LOC	CODE
R1	4D9	KS-20289,L6C, 619
(Y) R2	5D6	KS-20289,L6C,68.1KΩ

SWITCH

DESIG	LOC	CODE
S1	4B0	C&K COMPONENTS, 7101SYPZB
S2	4B0	C&K COMPONENTS, 7101SYPZB
S3	4B0	C&K COMPONENTS, 7101SYPZB
S4	4B1	C&K COMPONENTS, 7101SYPZB
S5	4B1	C&K COMPONENTS, 7101SYPZB
S6	4B1	C&K COMPONENTS, 7101SYPZB
S7	4B2	C&K COMPONENTS, 7101SYPZB
S8	4B2	C&K COMPONENTS, 7101SYPZB
S9	4B3	C&K COMPONENTS, 7101SYPZB
S10	4B3	C&K COMPONENTS, 7101SYPZB
S11	4B3	C&K COMPONENTS, 7101SYPZB
S12	4B4	C&K COMPONENTS, 7101SYPZB
S13	4B4	C&K COMPONENTS, 7101SYPZB
S14	4B4	C&K COMPONENTS, 7101SYPZB
S15	4B5	C&K COMPONENTS, 7101SYPZB
S16	4B5	C&K COMPONENTS, 7101SYPZB
S17	4B5	C&K COMPONENTS, 7101SYPZB
S18	4B6	C&K COMPONENTS, 7101SYPZB
S19	4B6	C&K COMPONENTS, 7101SYPZB
S20	4B6	C&K COMPONENTS, 7101SYPZB
S21	4B7	C&K COMPONENTS, 7101SYPZB
S22	4B7	C&K COMPONENTS, 7101SYPZB
S23	4B7	C&K COMPONENTS, 7101SYPZB
S24	4B8	C&K COMPONENTS, 7101SYPZB
S25	4B8	C&K COMPONENTS, 7101SYPZB
S26	4B8	C&K COMPONENTS, 7101SYPZB
S27	4D0	GRAYHILL, 46-101B
S28	4D1	OAK, 399-999-118D, SEE NOTE 1

SWITCH (CONT)

DESIG	LOC	CODE
S29	4D2	GRAYHILL, 46-101R
S30	4C2	MICROSWITCH, 13AT403-T2
S31	4D3	C&K COMPONENTS, 7101SYPZB
S32	4D4	C&K COMPONENTS, 7101SYPZB
S33	4D5,4D6,5B1	OAK, 399-999-120D ⎫
S34	4D6	OAK, 399-999-119D ⎬ SEE NOTE 1
S35	4D7	OAK, 399-999-124D ⎭
S36	4A9,4D8	OAK, 399-999-122D
S37	4D1	C&K COMPONENTS, 7301SYPZB
S38	4E4	C&K COMPONENTS, 7101SYPZB
S39	4E3	GRAYHILL, 46-101R
S40	4E5	C&K COMPONENTS, 7201SYPZB
S41	4D7	OAK, 399-999-121D, SEE NOTE 1
S42	4D9	C&K COMPONENTS, 7101SYPZB
S43	4G3	C&K COMPONENTS, 7203SYPZB
S44	4G8	OAK, 399-999-123D ⎫ SEE NOTE 1
S45	4G9	OAK, 399-999-119D ⎭
S46	5B9	C&K COMPONENTS, 7201SYPZB
S47	5B3	GRAYHILL, 53M15-01-1-24NC
S48	5B9	OAK, 399-999-117D, SEE NOTE 1
S49	5D7	CUTLER HAMMER, SF1SCY191

TERMINAL

DESIG	LOC	CODE
E1	5H6	SHAKEPROOF, 2104-06-00
E19	5H6	SHAKEPROOF, 2104-06-00

TERMINAL STRIP

DESIG	LOC	CODE
TS A	4F5,5F6, 5G6	CINCH MFR CORP,326-20-04-004 BLK
TS B	4D6,5F6, 5G6	CINCH MFR CORP,326-20-04-004 BLK

NOTES:

1. OAK SWITCHES CODED 399-999-1XXD MAY BE OBTAINED FROM DRW ELECTRONICS, FARMINGDALE, L.I., N.Y.

CIRCUIT NOTES:

101.

DESIG	FUSE AMP	POTENTIAL	ONE PER
F1	0.5	115V AC	APP FIG.1

CIRCUIT NOTES: (CONT)

104. FOR TESTING ACCESS TO CP1, CP2 & CP3 WHEN THEY ARE REMOVED FROM CHASSIS, TEST CABLE ASSEMBLIES (ED-73550, G10) ARE REQUIRED.

105.

106. WHEN AN EXTERNAL CLOCK SOURCE IS USED ITS WAVEFORM MUST BE A SQUARE WAVE. THE AMPLITUDE OF THIS WAVEFORM MUST BE +5±0.5 VOLTS TO GROUND. THE DUTY CYCLE OF THE WAVEFORM SHOULD BE SYMETRICAL TO 50±10 PERCENT. THE OSCILLATOR FREQUENCY MUST BE 100 TIMES THE DESIRED BAUD RATE AND MUST NOT EXCEED 960KHZ.

107. THE 911P (SD-73112-01) EIA TEST ADAPTER UNIT IS AVAILABLE AS AN AID IN TESTING DATA SET MODEMS AND ASSOCIATED EQUIPMENT WHICH USE STANDARD EIA STANDARD RS-232 TYPE INTERFACES. PIN JACKS AND SWITCHES ARE PROVIDED TO ENABLE A TEST PERSON TO USE EITHER A 911A OR 911NA DATA TEST SET TO MONITOR, MEASURE OR TO CHECK VARIOUS FUNCTIONS OF THE CIRCUITRY, DATA SET AND TERMINAL EQUIPMENT. THE 911P FITS IN THE COVER OF EITHER 911A OR 911NA DATA TEST SET.

EQUIPMENT NOTES:

201. CONTACTS CLOSE IN DIRECTION OPPOSITE TO LEVER OPERATION-FOR SWITCHES S1-S26, S31, S32, S37, S38, S40, S43, S46, S49.

202. POLARITY INFORMATION FOR CR1-CR25 (②) ONLY) IS AS FOLLOWS:

203. GROUND AND +5 LEADS ON FRONT PANEL ASSEMBLY SHALL BE NO. 20AWG.

204. UNLESS OTHERWISE SPECIFIED, ALL WIRING ON THE FRONT PANEL ASSEMBLY SHALL BE NO. 24 AWG.

205. UNLESS OTHERWISE SPECIFIED, ALL WIRING ON THE POWER SUPPLY PANEL ASSEMBLY (ED-73554) SHALL BE NO. 18 AWG. WIRING TO TEST POINTS ⓧ TP1 THRU ⓧ TP4 SHALL BE NO. 24 AWG OR HEAVIER WIRE.

206. THE FOLLOWING TERMINALS SHALL BE INSULATED TO PREVENT POSSIBLE HAZARD FROM 120VAC LINE VOLTAGE:

A. TRANSFORMER T1, TERMINALS 1 & 2;
B. FUSE F1, BOTH TERMINALS;
C. CAPACITORS C7 & C8;
D. TERMINAL STRIP TSB, TERMINALS 1 & 2;
E. SWITCH S49;
F. RESISTOR R2, LAMP DS1.

207. ALL SPARE LEADS ON CONNECTORS J1-J8, AS SHOWN IN APP FIG. 1, SHALL BE LEFT AT ORIGINAL LENGTH AND TAPED AND STORED.

102.

FEATURE OR OPTION	PROVIDE		
	APP FIG	APP OR WRG	QUANTITY
DATA TEST SET SEE NOTE 105	1		1 PER CKT

103.

RECORD OF APP. FIGURES, WIRING AND APPARATUS CHANGES

CHANGED ON .ISS	IF JOB RECORDS DO NOT SPECIFY	THIS OPTION WAS FURN	SEE NOTE	USE IN CIRCUIT			
				STD	A&M	MD	
4B	Z,Y	Z		Y		Z	
4B	X	NONE		X			
4B	W,V	W		V		W	

ISSUE
4B

DATA TEST SET NO. 911NA

SD-73094-OI-DI

BELL TELEPHONE LABORATORIES
INCORPORATED

6S   PRINTED IN U.S.A.

INFORMATION NOTES:

301. UNLESS OTHERWISE SPECIFIED:
VALUES PRECEDED BY THE SYMBOL + (PLUS)
OR -(MINUS) ARE IN VOLTS.

302. INTEGRATED CIRCUIT DEVICE CIRCUIT ELEMENTS:

(A) QUADRUPLE 2-INPUT GATES, KS-20968 L1, SN74L00
AND KS-20968 L9, SN74L03, SEE NOTE 1.

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS FOUR 2-INPUT POSITIVE NAND
GATES, EACH PERFORMING THE LOGIC FUNCTION:

$$Y = \overline{AB}$$

A LOGICAL 0 OUTPUT IS OBTAINED ONLY IF INPUTS A
AND B ARE LOGICAL 1. ALL OTHER INPUT COMBINATIONS
CAUSE THE OUTPUT TO BE LOGICAL 1.

(B) HEX INVERTERS, 6 PER DEVICE, KS-20968 L2, SN74L04
AND KS-20967 L6, SN7405, SEE NOTE 1.

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS SIX INVERTERS, EACH
PERFORMING THE LOGICAL FUNCTION:

$$Y = \overline{A}$$

A LOGICAL 0 INPUT CAUSES A LOGICAL 1 OUTPUT AND
A LOGICAL 1 INPUT CAUSES A LOGICAL 0 OUTPUT.

INFORMATION NOTES (CONT)
302. (CONT)

(C) HEX BUFFER DRIVER, 6 PER DEVICE, KS-20967 L7, SN7407
AND KS-20967 L8, SN7417, SEE NOTE 1.

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS SIX BUFFER DRIVERS WHICH
HAVE OPEN COLLECTOR, HIGH VOLTAGE OUTPUTS. EACH
PERFORMING THE LOGICAL FUNCTION :

$$Y = A$$

(D) TRIPLE 3-INPUT NAND GATES, KS-20968 L3, SN74L10,
KS-20967,L4, SN7410, AND KS-20967,L5, SN7412,
SEE NOTE 1.

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS THREE 3-INPUT POSITIVE NAND
GATES, EACH PERFORMING THE LOGICAL FUNCTION:

$$Y = \overline{ABC}$$

A LOGICAL 0 OUTPUT IS OBTAINED ONLY IF INPUTS
A AND B AND C ARE LOGICAL 1. ALL OTHER INPUT
COMBINATIONS CAUSE THE OUTPUT TO BE A LOGICAL 1.

INFORMATION NOTES (CONT)
302. (CONT)

(E) DUAL 4-INPUT POSITIVE NAND GATES, SN74H22,
SEE NOTE 1.

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS TWO 4-INPUT POSITIVE NAND
GATES, EACH PERFORMING THE LOGICAL FUNCTION:

$$Y = \overline{ABCD}$$

A LOGICAL 0 OUTPUT IS OBTAINED ONLY IF INPUTS A AND
B AND C AND D ARE LOGICAL 1. ALL OTHER INPUT
COMBINATIONS CAUSE THE OUTPUT TO BE A LOGICAL 1.

(F) 8-INPUT POSITIVE NAND GATE, KS-20968 L8,
SN74L30, SEE NOTE 1.

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS ONE 8-INPUT POSITIVE NAND GATE,
PERFORMING THE LOGICAL FUNCTION:

$$Y = \overline{ABCDEFGH}$$

A LOGICAL 0 OUTPUT IS OBTAINED ONLY IF INPUTS A
AND B AND C AND D AND E AND F AND G AND H ARE
LOGICAL 1. ALL OTHER INPUT COMBINATIONS CAUSE THE
OUTPUT TO BE A LOGICAL 1.

NOTES:

1. PIN NUMBERING, TOP VIEW

(G) QUAD 2-INPUT EXCLUSIVE OR GATES, KS-20968 L6,
SN74L86, 4 PER DEVICE, SEE NOTE 1.

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS FOUR 2-INPUT EXCLUSIVE - OR
GATES, EACH PERFORMING THE LOGICAL FUNCTION:

$$Y = A \oplus B = A\overline{B} + \overline{A}B$$

WHEN THE INPUT STATES ARE COMPLIMENTARY, THE
OUTPUT GOES TO A LOGICAL 1. IF BOTH INPUTS ARE
THE SAME, THE OUTPUT GOES TO A LOGICAL 0.

(H) QUAD 2-INPUT OR GATES, KS-20967 L11, SN7432,,
4 PER DEVICE, SEE NOTE 1.

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS FOUR 2-INPUT OR GATES, EACH
PERFORMING THE LOGICAL FUNCTION:

$$Y = A+B$$

A LOGICAL 0 OUTPUT IS OBTAINED ONLY IF EITHER OR
BOTH INPUTS ARE LOGICAL 0. IF BOTH INPUTS ARE
LOGICAL 1, THE OUTPUT GOES TO LOGICAL 1.

(I) DUAL CLOCKED J-K MASTER SLAVE FLIP-FLOPS, KS-20970 L5,
SN74L73, 2 PER DEVICE, SEE NOTE 1.

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS TWO CLOCKED J-K MASTER
SLAVE FLIP-FLOPS. EACH OF THE FLIP-FLOPS HAS
DIRECT CLEAR INPUT WHICH IS INDEPENDENT OF THE
CLOCK. A LOW INPUT TO C CLEARS THE 1 OUTPUT TO A
LOGICAL 0. INPUT INFORMATION IS TRANSFERRED
TO THE 1 OUTPUT ON THE NEGATIVE EDGE OF THE
CLOCK INPUT T, ACCORDING TO THE TRUTH TABLE.

t_n		t_n+1
J	K	Q
0	0	Q_n
0	1	0
1	0	1
1	1	Q_n

(J) DUAL, D-TYPE, POSITIVE EDGE TRIGGERED FLIP-FLOPS, KS-20970 L1,
SN74L74, 2 PER DEVICE, SEE NOTE 1.

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS TWO, D-TYPE, POSITIVE EDGE
TRIGGERED FLIP-FLOPS, EACH WITH DIRECT SET AND
CLEAR INPUTS WHICH ARE INDEPENDENT OF THE CLOCK.
A LOW INPUT TO S SETS THE 1 OUTPUT TO A LOGICAL
1. A LOW INPUT TO C CLEARS THE 1 OUTPUT TO A
LOGICAL 0. INPUT INFORMATION ON D IS TRANS-
FERRED TO THE 1 OUTPUT ON THE POSITIVE EDGE OF
THE CLOCK INPUT T.

(K) 4-BIT BISTABLE LATCH, KS-20969 L23, SN7475,
1 PER DEVICE, SEE NOTE 2.

CIRCUIT DESCRIPTION

THIS DEVICE CONSISTS OF FOUR D-TYPE FLIP-FLOPS. THIS LATCH IS USED AS
TEMPORARY STORAGE FOR BINARY INFORMATION. INFORMATION PRESENT AT A
DATA (D) INPUT IS TRANSFERRED TO THE (Q) OUTPUT WHEN THE CLOCK IS
HIGH, AND THE (Q) OUTPUT WILL FOLLOW THE DATA INPUT AS LONG AS THE
CLOCK REMAINS HIGH. WHEN THE CLOCK GOES LOW, THE INFORMATION (THAT
WAS PRESENT AT THE DATA INPUT AT THE TIME THE TRANSITION OCCURRED)
IS RETAINED AT THE (Q) OUTPUT UNTIL THE CLOCK IS PERMITTED TO GO
HIGH.

NOTES:
1. PIN NUMBERING, TOP VIEW.

2. PIN NUMBERING, TOP VIEW.

3. PIN NUMBERING, TOP VIEW.

(L) OPTICALLY COUPLED ISOLATOR, TIL111, 1 PER DEVICE,
SEE NOTE 3.

CIRCUIT DESCRIPTION.

THIS DEVICE CONTAINS ONE OPTICALLY COUPLED ISOLATOR WHICH
PROVIDES AN OPTICAL COUPLING BETWEEN INPUT AND OUTPUT WHILE
MAINTAINING A HIGH DEGREE OF ELECTRICAL ISOLATION. IT HAS
APPLICATIONS FOR USE AS A SOLID-STATE RELAY FOR VOLTAGE
ISOLATION, AS AN INTERFACE DEVICE BETWEEN SYSTEMS, AS WELL AS
LINE DRIVER/RECEIVER COMBINATIONS.

ISSUE
2D

DATA TEST SET NO. 911NA

SD-73094-OI-D3

BELL TELEPHONE LABORATORIES
INCORPORATED

6S

PRINTED IN U.S.A.

INFORMATION NOTES: (CONT)

302. (CONT)

(M) 4-BIT BINARY COUNTER, KS-20970 L2, SN74L93, 1 PER DEVICE, SEE NOTE 1.

+5 GRD NC

COUNT PULSE	OUTPUT			
TO TA	A	B	C	D
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1
10	0	1	0	1
11	1	1	0	1
12	0	0	1	1
13	1	0	1	1
14	0	1	1	1
15	1	1	1	1

OUTPUT A CONNECTED TO INPUT TB

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS ONE 4-BIT BINARY COUNTER, CONSISTING OF FOUR MASTER SLAVE FLIP-FLOPS WHICH ARE INTERNALLY INTERCONNECTED TO PROVIDE A DIVIDE-BY-TWO AND A DIVIDE-BY-EIGHT COUNTER. WHEN USED AS A 4-BIT RIPPLE-THROUGH COUNTER, OUTPUT A MUST BE EXTERNALLY CONNECTED TO INPUT TB. A GATED DIRECT RESET LINE IS PROVIDED WHICH INHIBITS THE COUNT INPUTS AND SIMULTANEOUSLY RETURNS THE FOUR OUTPUTS TO A LOGICAL 0. EITHER OR BOTH RESET INPUTS MUST BE AT A LOGICAL 0 TO COUNT. THE OUTPUTS PROVIDE A BCD REPRESENTATION OF THE INPUT COUNTS.

INFORMATION NOTES: (CONT)

302. (CONT)

(N) 4-BIT MAGNITUDE COMPARATOR, KS-20970 L6, SN74L85, 1 PER DEVICE, SEE NOTE 2.

4-BIT MAGNITUDE COMPARATOR

+5 GRD

CIRCUIT DESCRIPTION

THESE 4-BIT MAGNITUDE COMPARATORS COMPARE TWO 4-BIT WORDS AND DETERMINE THEIR RELATIVE MAGNITUDE WITH THE RESULT BEING INDICATED BY A HIGH-LEVEL VOLTAGE AT THE A>B, A<B, OR A=B OUTPUT. WORDS OF GREATER LENGTH MAY BE COMPARED BY CONNECTING COMPARATORS IN CASCADE. THE A>B, A<B, AND A=B OUTPUTS OF A STAGE HANDLING LESS SIGNIFICANT BITS ARE CONNECTED TO THE CORRESPONDING A>B, A<B, AND A=B INPUTS OF THE NEXT STAGE HANDLING MORE SIGNIFICANT BITS. THE STAGE HANDLING THE LEAST SIGNIFICANT BITS MUST HAVE A LOW-LEVEL VOLTAGE APPLIED TO THE A>B AND A<B INPUTS AND A HIGH-LEVEL VOLTAGE APPLIED TO THE A=B INPUT.

| COMPARING INPUTS				CASCADING INPUTS			OUTPUTS		
A3,B3	A2,B2	A1,B1	A0,B0	A>B	A<B	A=B	A>B	A<B	A=B
A3>B3	X	X	X	X	X	X	1	0	0
A3<B3	X	X	X	X	X	X	0	1	0
A3=B3	A2>B2	X	X	X	X	X	1	0	0
A3=B3	A2<B2	X	X	X	X	X	0	1	0
A3=B3	A2=B2	A1>B1	X	X	X	X	1	0	0
A3=B3	A2=B2	A1<B1	X	X	X	X	0	1	0
A3=B3	A2=B2	A1=B1	A0>B0	X	X	X	1	0	0
A3=B3	A2=B2	A1=B1	A0<B0	X	X	X	0	1	0
A3=B3	A2=B2	A1=B1	A0=B0	1	0	0	1	0	0
A3=B3	A2=B2	A1=B1	A0=B0	0	1	0	0	1	0
A3=B3	A2=B2	A1=B1	A0=B0	0	0	1	0	0	1

X – IRRELEVANT, 1 – HIGH LEVEL, 0 – LOW LEVEL

NOTES:

1. PIN NUMBERING, TOP VIEW.

2. PIN NUMBERING, TOP VIEW.

DATA TEST SET NO. 911NA

SD-73094-01-D4

ISSUE 1

BELL TELEPHONE LABORATORIES
INCORPORATED

6S

INFORMATION NOTES: (CONT)

302. (CONT)

(O) DECADE COUNTER, SN7490,
1 PER DEVICE, SEE NOTE 1.

DECADE COUNTER

Pin		Pin
14	A	A — 12
1	BD	B — 9
2	$R_{0(1)}$	
3	$R_{0(2)}$	C — 8
6	$R_{9(1)}$	
7	$R_{9(2)}$	D — 11

+5

5   10   4,13
+5   GRD   NC

Q_A 12 Q_B 9 Q_C 8 Q_D 11

J Q_A F/F A T K

INPUT A   14

J Q_B F/F B T K

J Q_C F/F C T K

R Q_D F/F D T S $\overline{Q_D}$

$R_{9(1)}$ 6
$R_{9(2)}$ 7

$R_{0(1)}$ 2
$R_{0(2)}$ 3

INPUT BD 1

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS ONE DECADE COUNTER, CONSISTING OF FOUR MASTER SLAVE FLIP-FLOPS WHICH ARE INTERNALLY INTERCONNECTED TO PROVIDE A DIVIDE-BY-2 COUNTER AND A DIVIDE-BY-5 COUNTER. GATED DIRECT-RESET LINES ARE PROVIDED TO INHIBIT COUNT INPUTS AND RETURN ALL OUTPUTS TO A LOGICAL 0 OR TO A BINARY-CODED-DECIMAL (BCD) COUNT OF 9. AS THE OUTPUT FROM FLIP-FLOP A IS NOT INTERNALLY CONNECTED TO THE SUCCEEDING STAGES, THE COUNTER MAY BE OPERATED IN ANY ONE OF THREE INDEPENDENT COUNT MODES:

1. WHEN USED AS A BINARY-CODED-DECIMAL DECADE COUNTER, THE BD INPUT MUST BE EXTERNALLY CONNECTED TO THE Q_A OUTPUT. THE A INPUT RECEIVES THE INCOMING COUNT, AND A COUNT SEQUENCE IS OBTAINED IN ACCORDANCE WITH THE BCD COUNT SEQUENCE TRUTH TABLE SHOWN BELOW. IN ADDITION TO A CONVENTIONAL ZERO RESET, INPUTS ARE PROVIDED TO RESET A BCD COUNT FOR NINE'S COMPLEMENT DECIMAL APPLICATIONS.

2. IF A SYMMETRICAL DIVIDE-BY-TEN COUNT IS DESIRED FOR FREQUENCY SYNTHESIZERS OR OTHER APPLICATIONS REQUIRING DIVISION OF A BINARY COUNT BY A POWER OF TEN, THE Q_D OUTPUT MUST BE EXTERNALLY CONNECTED TO THE A INPUT. THE INPUT COUNT IS THEN APPLIED AT THE BD INPUT AND A DIVIDE-BY-TEN SQUARE WAVE IS OBTAINED AT OUTPUT Q_A IN ACCORDANCE WITH THE BI-QUINARY TRUTH TABLE BELOW.

3. FOR OPERATION AS A DIVIDE-BY-TWO COUNTER AND A DIVIDE-BY-FIVE COUNTER, NO EXTERNAL INTERCONNECTIONS ARE REQUIRED. FLIP-FLOP A IS USED AS A BINARY ELEMENT FOR THE DIVIDE-BY-TWO FUNCTION. THE BD INPUT IS USED TO OBTAIN BINARY DIVIDE-BY-FIVE OPERATION AT THE Q_B, Q_C, AND Q_D OUTPUTS. IN THIS MODE, THE TWO COUNTERS OPERATE INDEPENDENTLY; HOWEVER, ALL FOUR FLIP-FLOPS ARE RESET SIMULTANEOUSLY.

INFORMATION NOTES: (CONT)

302. (CONT)

(P) 5-BIT SHIFT REGISTER, SN7496,
1 PER DEVICE, SEE NOTE 2.

5-BIT SR

Pin		Pin
16 CC	1 T1	8 PE
2	A	A — 15
3	B	B — 14
4	C	C — 13
6	D	D — 11
7	E	E — 10
9	SER IN	

+5

5   12
+5   GRD

PRESET A   PRESET B   PRESET C   PRESET D   PRESET E
2   OUTPUT A 3   OUTPUT B 4   OUTPUT C 6   OUTPUT D 7   OUTPUT E 10

PRESET ENABLE   8

15   14   13   12

SERIAL INPUT   9

PRESET S A / CLOCK / R CLEAR $\overline{A}$
PRESET S B / CLOCK / R CLEAR $\overline{B}$
PRESET S C / CLOCK / R CLEAR $\overline{C}$
PRESET S D / CLOCK / R CLEAR $\overline{D}$
PRESET S E / CLOCK / R CLEAR $\overline{E}$

CLEAR   16

CLOCK   1

CIRCUIT DESCRIPTION

THIS DEVICE CONSISTS OF FIVE R-S MASTER-SLAVE FLIP-FLOPS CONNECTED TO PERFORM PARALLEL-TO-SERIAL OR SERIAL-TO-PARALLEL CONVERSION OF BINARY DATA. SINCE BOTH INPUTS AND OUTPUTS TO ALL FLIP-FLOPS ARE ACCESSIBLE, PARALLEL-IN/PARALLEL-OUT OR SERIAL-IN/SERIAL-OUT OPERATION MAY BE PERFORMED.

ALL FLIP-FLOPS ARE SIMULTANEOUSLY SET TO LOGICAL 0 STATE BY APPLYING A LOGICAL 0 VOLTAGE TO THE CLEAR INPUT. THIS CONDITION MAY BE APPLIED INDEPENDENT OF THE STATE OF THE CLOCK INPUT.

THE FLIP-FLOPS MAY BE INDEPENDENTLY SET TO THE LOGICAL 1 STATE BY APPLYING A LOGICAL 1 TO BOTH THE PRESET INPUT OF THE SPECIFIC FLIP-FLOP AND THE COMMON PRESET INPUT. THE PRESET-ENABLE INPUT IS PROVIDED TO ALLOW FLEXIBILITY OF EITHER SETTING EACH FLIP-FLOP INDEPENDENTLY OR SETTING TWO OR MORE FLIP-FLOPS SIMULTANEOUSLY. PRESET IS ALSO INDEPENDENT OF THE STATE OF THE CLOCK INPUT OR CLEAR INPUT.

TRANSFER OF INFORMATION TO THE OUTPUT PINS OCCURS WHEN THE CLOCK INPUT GOES FROM A LOGICAL 0 TO A LOGICAL 1. SINCE THE FLIP-FLOPS ARE R-S MASTER-SLAVE CIRCUITS, THE PROPER INFORMATION MUST APPEAR AT THE R-S INPUTS OF EACH FLIP-FLOP PRIOR TO THE RISING EDGE OF THE CLOCK INPUT VOLTAGE WAVE-FORM. THE CLEAR INPUT MUST BE AT A LOGICAL 1 AND THE PRESET INPUT MUST BE AT A LOGICAL 0 WHEN CLOCKING OCCURS.

NOTES:

1. PIN NUMBERING, TOP VIEW.
   1 — 14
   7 — 8

2. PIN NUMBERING, TOP VIEW.
   1 — 16
   8 — 9

COUNT	OUTPUT			
	Q_D	Q_C	Q_B	Q_A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

COUNT	OUTPUT			
	Q_A	Q_D	Q_C	Q_B
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	H	L	H
9	H	H	L	L

RESET/COUNT FUNCTION TABLE

RESET INPUTS				OUTPUT			
$R_{0(1)}$	$R_{0(2)}$	$R_{9(1)}$	$R_{9(2)}$	D	C	B	A
H	H	L	X	L	L	L	L
H	H	X	H	L	L	L	L
X	X	H	H	H	L	L	H
X	L	X	L	COUNT			
L	X	L	X	COUNT			
L	X	X	L	COUNT			
X	L	L	X	COUNT			

NOTES: A. OUTPUT Q_A IS CONNECTED TO INPUT BD FOR BCD COUNT.
       B. OUTPUT Q_D IS CONNECTED TO INPUT A FOR BI-QUINARY COUNT
       C. H = 1, L = 0, X = IRRELEVANT.

ISSUE 2D

DATA TEST SET NO. 911NA

SD-73094-0I-D5

BELL TELEPHONE LABORATORIES INCORPORATED

6S PRINTED IN U.S.A.

INFORMATION NOTES: (CONT)

302. (CONT)

(Q) SINGLE SHOT MONOSTABLE MULTIVIBRATOR, KS-20969 L8, SN74121, 1 PER DEVICE, SEE NOTE 1.

TIMING ELEMENTS

+5 / GRD / NC

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS 1 SINGLE SHOT MONOSTABLE CIRCUIT.

ONCE FIRED, THE OUTPUTS ARE INDEPENDENT OF FURTHER TRANSITIONS ON THE INPUTS AND ARE A FUNCTION ONLY OF THE TIMING ELEMENTS. INPUT PULSES MAY BE OF ANY DURATION RELATIVE TO THE OUTPUT PULSE. OUTPUT PULSE LENGTHS MAY BE VARIED FROM 40 NANOSECONDS TO 40 SECONDS BY CHOOSING APPROPRIATE TIMING COMPONENTS. WITH NO EXTERNAL TIMING COMPONENTS (I.E., PIN 9 CONNECTED TO PIN 14 , PINS 10 , 11 OPEN) AN OUTPUT PULSE OF TYPICALLY 30 NANOSECONDS IS ACHIEVED WHICH MAY BE USED AS A DC TRIGGERED RESET SIGNAL. OUTPUT RISE AND FALL TIMES ARE TTL COMPATIBLE AND INDEPENDENT OF PULSE LENGTH.

A1 AND A2 ARE NEGATIVE-EDGE-TRIGGERED LOGIC INPUTS, AND WILL TRIGGER ONE SHOT WHEN EITHER OR BOTH GO TO LOGICAL O WITH B AT LOGICAL 1.

B IS A POSITIVE INPUT FOR SLOW EDGES OR LOW LEVEL DETECTION, AND WILL TRIGGER THE ONE SHOT WHEN B GOES TO LOGICAL 1 WITH EITHER A1 OR A2 AT LOGICAL O.

EXTERNAL TIMING CAPACITOR (C) MAY BE CONNECTED BETWEEN PIN 10 (POSITIVE) AND PIN 11. WITH NO EXTERNAL CAPACITANCE, AN OUTPUT PULSE WIDTH OF TYPICALLY 30 ns IS OBTAINED.

TO USE THE INTERNAL TIMING RESISTOR (2K NOMINAL), CONNECT PIN 9 TO 14.

TO OBTAIN VARIABLE PULSE WIDTH CONNECT EXTERNAL VARIABLE RESISTANCE (R) BETWEEN PIN 9 AND 14.

TRUTH TABLE

t_n INPUT			t_{n+1} INPUT			OUTPUT
A1	A2	B	A1	A2	B	
1	1	0	1	1	1	INHIBIT
0	X	1	0	X	0	INHIBIT
X	0	1	X	0	0	INHIBIT
0	X	0	0	X	1	ONE SHOT
X	0	0	X	0	1	ONE SHOT
1	1	1	X	0	1	ONE SHOT
1	1	1	0	X	1	ONE SHOT
X	0	0	X	1	0	INHIBIT
0	X	0	1	X	0	INHIBIT
X	0	1	1	1	1	INHIBIT
0	X	1	1	1	1	INHIBIT
0	1	1	1	X	0	INHIBIT
1	1	0	0	X	0	INHIBIT

X - O OR 1 MAY BE PRESENT

tn - TIME BEFORE INPUT TRANSITION

tn+1 - TIME AFTER INPUT TRANSITION

INFORMATION NOTES: (CONT)

302. (CONT)

(R) 8-BIT SHIFT REGISTER, KS-20969 L25, SN74164, 1 PER DEVICE, SEE NOTE 1.

8-BIT SR

T / CLR / Ai / Bi

QA / QB / QC / QD / QE / QF / QG / QH

+5 / GRD

OUTPUT Q_A OUTPUT Q_B OUTPUT Q_C OUTPUT Q_D OUTPUT Q_E OUTPUT Q_F OUTPUT Q_G OUTPUT Q_H

SERIAL INPUTS

A / B / CLOCK / CLEAR

CIRCUIT DESCRIPTION

THIS DEVICE CONSISTS OF EIGHT R-S MASTER-SLAVE FLIP-FLOPS CONNECTED TO PERFORM SERIAL-TO-PARALLEL CONVERSION OF BINARY DATA.

THESE 8-BIT SHIFT REGISTERS FEATURE GATED SERIAL INPUTS AND AN ASYNCHRONOUS CLEAR. THE GATED SERIAL INPUTS (A AND B) PERMIT COMPLETE CONTROL OVER INCOMING DATA AS A LOW AT EITHER (OR BOTH) INPUT(S) INHIBITS ENTRY OF THE NEW DATA AND RESETS THE FIRST FLIP-FLOP TO THE LOW LEVEL AT THE NEXT CLOCK PULSE. A HIGH-LEVEL INPUT ENABLES THE OTHER INPUT WHICH WILL THEN DETERMINE THE STATE OF THE FIRST FLIP-FLOP. DATA AT SERIAL INPUTS MAY BE CHANGED WHILE THE CLOCK IS HIGH, BUT ONLY INFORMATION MEETING THE SETUP REQUIREMENTS WILL BE ENTERED. CLOCKING OCCURS ON THE LOW-TO-HIGH-LEVEL TRANSITION OF THE CLOCK INPUT.

TRUTH TABLE
SERIAL INPUTS A AND B

INPUTS AT t_n		OUTPUT AT t_{n+1}
A	B	QA
H	H	H
L	H	L
H	L	L
L	L	L

NOTES:

1. PIN NUMBERING, TOP VIEW.

CLEAR

SERIAL INPUTS: A / B

CLOCK

OUTPUTS: Q_A / Q_B / Q_C / Q_D / Q_E / Q_F / Q_G / Q_H

CLEAR

DATA TEST SET NO. 911NA

SD-73094-0I-D6

ISSUE 2D

6S

SD-73094-0I-D6

INFORMATION NOTES: (CONT)

302. (CONT)

(S) 4-BIT SYNCHRONOUS, REVERSIBLE UP/DOWN BINARY COUNTER, KS-20969 L9, SN74191, 1 PER DEVICE, SEE NOTE 1.

INFORMATION NOTES: (CONT)

302. (CONT)

(S) (CONT)

CIRCUIT DESCRIPTION

THIS DEVICE CONSISTS OF FOUR J-K MASTER-SLAVE FLIP-FLOPS AND ASSOCIATED GATES INTERNALLY CONNECTED TO PROVIDE 4-BIT SYNCHRONOUS, REVERSIBLE UP/DOWN BINARY COUNTER. SYNCHRONOUS OPERATION IS PROVIDED BY HAVING ALL FLIP-FLOPS CLOCKED SIMULTANEOUSLY SO THAT THE OUTPUTS CHANGE COINCIDENT WITH EACH OTHER WHEN SO INSTRUCTED BY THE STEERING LOGIC. THIS MODE OF OPERATION WILL ELIMINATE THE OUTPUT COUNTING SPIKES WHICH ARE NORMALLY ASSOCIATED WITH ASYNCHRONOUS (RIPPLE CLOCK) COUNTERS.

THE OUTPUTS OF THE FOUR MASTER-SLAVE FLIP-FLOPS ARE TRIGGERED ON A LOW-TO-HIGH-LEVEL TRANSITION OF THE CLOCK INPUT IF THE ENABLE INPUT IS LOW. A HIGH AT THE ENABLE INPUT INHIBITS COUNTING. LEVEL CHANGES AT THE ENABLE INPUT SHOULD BE MADE ONLY WHEN THE CLOCK INPUT IS HIGH. THE DIRECTION OF THE COUNT IS DETERMINED BY THE STATE OF THE DOWN/UP INPUT. WHEN LOW, THE COUNTER COUNTS UP AND WHEN HIGH, IT COUNTS DOWN.

THESE COUNTERS ARE FULLY PROGRAMMABLE; THAT IS, THE OUTPUTS MAY BE PRESET TO ANY STATE BY PLACING A LOW ON THE LOAD INPUT AND ENTERING THE DESIRED DATA AT THE DATA INPUTS. THE OUTPUT WILL CHANGE TO AGREE WITH THE DATA INPUTS INDEPENDENTLY OF THE STATE OF THE CLOCK INPUT. THIS FEATURE ALLOWS THE COUNTERS TO BE USED AS MODULO-N DIVIDERS BY SIMPLY MODIFYING THE COUNT LENGTH WITH THE PRESET INPUTS.

TWO OUTPUTS HAVE BEEN MADE AVAILABLE TO PERFORM THE CASCADING FUNCTION: RIPPLE CLOCK AND MAXIMUM/MINIMUM COUNT. THE LATTER OUTPUT PRODUCES A HIGH-LEVEL OUTPUT PULSE WITH A DURATION APPROXIMATELY EQUAL TO ONE COMPLETE CYCLE OF THE CLOCK WHEN THE COUNTER OVERFLOWS OR UNDERFLOWS. THE RIPPLE CLOCK OUTPUT PRODUCES A LOW-LEVEL OUTPUT PULSE EQUAL IN WIDTH TO THE LOW-LEVEL PORTION OF THE CLOCK INPUT WHEN AN OVERFLOW OR UNDERFLOW CONDITION EXISTS. THE COUNTERS CAN BE EASILY CASCADED BY FEEDING THE RIPPLE CLOCK OUTPUT TO THE ENABLE INPUT OF THE SUCCEEDING COUNTER IF PARALLEL CLOCKING IS USED, OR TO THE CLOCK INPUT IF PARALLEL ENABLING IS USED. THE MAXIMUM/MINIMUM COUNT OUTPUT CAN BE USED TO ACCOMPLISH LOOK-AHEAD FOR HIGH-SPEED OPERATION.

TYPICAL LOAD, COUNT, AND INHIBIT SEQUENCES

ILLUSTRATED BELOW IS THE FOLLOWING SEQUENCE:

1. LOAD (PRESET) TO BINARY THIRTEEN.

2. COUNT UP TO FOURTEEN, FIFTEEN (MAXIMUM), ZERO, ONE, AND TWO.

3. INHIBIT.

4. COUNT DOWN TO ONE, ZERO (MINIMUM), FIFTEEN, FOURTEEN, AND THIRTEEN.

NOTES:

1. PIN NUMBERING, TOP VIEW.

CLOCK 14

DOWN/UP 5

DATA INPUT A 15

ENABLE G 4

DATA INPUT B 1

DATA INPUT C 10

DATA INPUT D 9

LOAD 11

RIPPLE CLOCK 13

MAX/MIN OUTPUT 12

OUTPUT Q_A 3

OUTPUT Q_B 2

OUTPUT Q_C 6

OUTPUT Q_D 7

PRESET J Q_A CLOCK K $\bar{Q}_A$ CLEAR

PRESET J Q_B CLOCK K $\bar{Q}_B$ CLEAR

PRESET J Q_C CLOCK K $\bar{Q}_C$ CLEAR

PRESET J Q_D CLOCK K $\bar{Q}_D$ CLEAR

T 14
DN/UP 5
A 15
B 1
C 10
D 9
LOAD 11
G 4

RT 13
MAX/MIN 12
Q_A 3
Q_B 2
Q_C 6
Q_D 7

4-BIT BC

+5 16
GRD 8
+5

LOAD

DATA INPUTS
A
B
C
D

CLOCK

DOWN/UP

ENABLE

Q_A

Q_B

Q_C

Q_D

MAX/MIN

RIPPLE CLOCK

| 13 | 14 | 15 | 0 | 1 | 2 | 2 | 2 | 1 | 0 | 15 | 14 | 13 |

LOAD — COUNT UP — INHIBIT — COUNT DOWN

ISSUE 2D

DATA TEST SET NO. 911NA

SD-73094-01-D7

BELL TELEPHONE LABORATORIES
INCORPORATED

6S

PRINTED IN U.S.A.

INFORMATION NOTES: (CONT)

302. (CONT)

(T) 4-BIT SYNCHRONOUS, REVERSIBLE UP/DOWN DECADE COUNTER, KS-20969 L10, SN74192, 1 PER DEVICE, SEE NOTE 1.

INFORMATION NOTES: (CONT)

302. (CONT)

(T) (CONT)

CIRCUIT DESCRIPTION

THIS DEVICE CONSISTS OF FOUR MASTER-SLAVE FLIP-FLOPS AND ASSOCIATED GATES INTERNALLY CONNECTED TO PROVIDE 4-BIT SYNCHRONOUS, REVERSIBLE UP/DOWN DECADE COUNTER. SYNCHRONOUS OPERATION IS PROVIDED BY HAVING ALL FLIP-FLOPS CLOCKED SIMULTANEOUSLY SO THAT OUTPUT CHANGES COINCIDE WITH EACH OTHER WHEN SO INSTRUCTED BY THE STEERING LOGIC. THIS MODE OF OPERATION ELIMINATES THE OUTPUT COUNTING SPIKES WHICH ARE NORMALLY ASSOCIATED WITH ASYNCHRONOUS (RIPPLE CLOCK) COUNTERS.

THE OUTPUTS OF THE FOUR MASTER SLAVE FLIP-FLOPS ARE TRIGGERED BY A LOW-TO-HIGH-LEVEL TRANSITION OF EITHER COUNT (CLOCK) INPUT. THE DIRECTION OF COUNTING IS DETERMINED BY WHICH COUNT INPUT IS PULSED WHILE THE OTHER COUNT INPUT IS HIGH.

ALL FOUR COUNTERS ARE FULLY PROGRAMMABLE; THAT IS, THE OUTPUTS MAY BE PRESET TO ANY STATE BY ENTERING THE DESIRED DATA AT THE DATA INPUTS WHILE THE LOAD INPUT IS LOW. THE OUTPUT WILL CHANGE TO AGREE WITH THE DATA INPUTS INDEPENDENTLY OF THE COUNT PULSES. THIS FEATURE ALLOWS THE COUNTERS TO BE USED AS MODULO-N DIVIDERS BY SIMPLY MODIFYING THE COUNT LENGTH WITH THE PRESET INPUTS.

A CLEAR INPUT HAS BEEN PROVIDED WHICH FORCES ALL OUTPUTS TO THE LOW LEVEL WHEN A HIGH LEVEL IS APPLIED. THE CLEAR FUNCTION IS INDEPENDENT OF THE COUNT AND LOAD INPUTS.

THESE COUNTERS WERE DESIGNED TO BE CASCADED WITHOUT THE NEED FOR EXTERNAL CIRCUITRY. BOTH BORROW AND CARRY OUTPUTS ARE AVAILABLE TO CASCADE BOTH THE UP-AND DOWN-COUNTING FUNCTIONS. THE BORROW OUTPUT PRODUCES A PULSE EQUAL IN WIDTH TO THE COUNT-DOWN INPUT WHEN THE COUNTER UNDERFLOWS. SIMILARLY, THE CARRY OUTPUT PRODUCES A PULSE EQUAL IN WIDTH TO THE COUNT-UP INPUT WHEN AN OVERFLOW CONDITION EXISTS. THE COUNTERS CAN THEN BE EASILY CASCADED BY FEEDING THE BORROW AND CARRY OUTPUTS TO THE COUNT-DOWN AND COUNT-UP INPUTS RESPECTIVELY OF THE SUCCEEDING COUNTER.

TYPICAL CLEAR, LOAD, AND COUNT SEQUENCES

ILLUSTRATED BELOW IS THE FOLLOWING SEQUENCE:

1. CLEAR OUTPUTS TO ZERO.
2. LOAD (PRESET) TO BCD SEVEN.
3. COUNT UP TO EIGHT, NINE, CARRY, ZERO, ONE, AND TWO.
4. COUNT DOWN TO ONE, ZERO, BORROW, NINE, EIGHT, AND SEVEN.

NOTES.

1. PIN NUMBERING, TOP VIEW.

+5
16   8
+5 GRD

4-BIT BC

L
CL
A
B
C
D
DN
UP

BOR
CAR.
Q_A
Q_B
Q_C
Q_D

DATA INPUT A   15
DOWN COUNT   4
UP COUNT   5
DATA INPUT B   1
DATA INPUT C   10
DATA INPUT D   9
CLEAR   14
LOAD   11

BORROW OUTPUT   13
CARRY OUTPUT   12

PRESET
Q_A OUTPUT Q_A 3
T
$\bar{Q}_A$
CLEAR

PRESET
Q_B OUTPUT Q_B 2
T
$\bar{Q}_B$
CLEAR

PRESET
Q_C OUTPUT Q_C 6
T
$\bar{Q}_C$
CLEAR

PRESET
Q_D OUTPUT Q_D 7
T
$\bar{Q}_D$
CLEAR

CLEAR
LOAD
DATA { A B C D }
COUNT UP
COUNT DOWN
OUTPUTS { Q_A Q_B Q_C Q_D }
CARRY
BORROW

SEQUENCE ILLUSTRATED | 0 | | 7 | 8 9 0 1 2   1 0   9 8 7
CLEAR   PRESET   COUNT UP   COUNT DOWN

SD-73094-01-D8

302. (CONT)

(U) DUAL EIA DRIVERS, 41M, 2 PER DEVICE, SEE NOTE 1.

OPTION 1
(ONLY ON DEVICE A)

DTL IN (1)
A
OUT(1)
OPTION 1

DTL IN (2)
B
OUT(2)

OP AMP IN

ONLY ON DEVICE B

INPUT — INVERTER — LEVEL SHIFT & OUTPUT

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS TWO EIA DRIVER CIRCUITS WHICH CONVERT DATA SET LOGIC LEVELS TO PRESCRIBED EIA SIGNAL LEVELS. DEVICE A ALLOWS INVERSION OR NON-INVERSION OF SIGNALS BY APPROPRIATELY STRAPPING THE OPTION 1 PINS (SEE TABLE). DEVICE B DOES NOT HAVE THE OPTION PROVISION; NON-INVERSION OF INPUT-OUTPUT SIGNALS IS PROVIDED. INPUT-OUTPUT SIGNAL RELATIONS ARE GIVEN BY THE NON-INVERTING OPTION OF THE TABLE. INSTEAD OF USING LOGIC SIGNALS, DEVICE B PROVIDES FOR SIGNAL CONTROL BY AN OPERATIONAL AMPLIFIER VIA THE OP AMP IN INPUT (PIN 11).

LOGIC INPUT		OUTPUT PIN 4	OPTION 1 CONNECTIONS	MODE
PIN 1	PIN 2			
1	1	>+6.8V	PIN 15 TO PIN 16	NON-INVERTING
1	0		PIN 14 TO PIN 12 (OPTIONAL)	
0	1	<-7.5V		
0	0			
1	1	<-7.5V	PIN 15 TO PIN 14	INVERTING
1	0			
0	1	>+6.8V	PIN 13 TO PIN 16	
0	0			

(V) OPERATIONAL AMPLIFIER, 741TC, 1 PER DEVICE, SEE NOTE 2.

INVERTING INPUT

NON-INVERTER INPUT

OFFSET NULL

OFFSET NULL

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS AN OPERATIONAL AMPLIFIER CONSTRUCTED ON A SINGLE CHIP. IT IS INTENDED FOR A WIDE RANGE OF ANALOG APPLICATIONS. HIGH COMMON VOLTAGE RANGE AND ABSENCE OF "LATCH-UP" TENDENCIES MAKE THE OPERATIONAL AMPLIFIER IDEAL FOR USE AS A VOLTAGE FOLLOWER. THE HIGH GAIN AND WIDE RANGE OF OPERATING VOLTAGES PROVIDE SUPERIOR PERFORMANCE IN INTEGRATOR, SUMMING AMPLIFIER, AND GENERAL FEEDBACK APPLICATIONS.

NOTES:

1. PIN NUMBERING, TOP VIEW.

NOTES: (CONT)

2. PIN NUMBERING, TOP VIEW.

302. (CONT)

(W) NEGATIVE-POWER-SUPPLY VOLTAGE REGULATOR, MC1463, 1 PER DEVICE.

VOLTAGE REGULATOR

BOTTOM VIEW

CASE/10 GRD

SIMPLIFIED CIRCUIT SCHEMATIC OF VOLTAGE REGULATOR

V_{IN}
START-UP AND SHUT DOWN
V_{REF} AND i_{REF}
V_{REF}
$V_O(REF)$
V_O
R_A
R_B
DC LEVEL SHIFT
C_O
R_L

CONTROL — BIAS — DC LEVEL SHIFT — UNITY-GAIN REGULATOR

SHUT-DOWN CONTROL

CASE/10 GROUND

DC SHIFT SENSE   NOISE FILTER

DC SHIFT OUTPUT

OUTPUT SENSE

COMPENSATION

CURRENT LIMIT

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS A VOLTAGE REGULATOR CONSTRUCTED ON A SINGLE CHIP. THE SIMPLIFIED CIRCUIT SCHEMATIC SHOWS FOUR BASIC SECTIONS OF THE VOLTAGE REGULATOR: CONTROL, BIAS, DC LEVEL SHIFT, AND OUTPUT (UNITY GAIN REGULATOR). EACH SECTION IS DETAILED IN THE FOLLOWING PARAGRAPHS.

CONTROL

THE CONTROL SECTION INVOLVES TWO BASIC FUNCTIONS, START-UP AND SHUT-DOWN. A START-UP FUNCTION IS REQUIRED SINCE THE BIASING IS ESSENTIALLY INDEPENDENT OF THE UNREGULATED INPUT VOLTAGE. IT MAKES USE OF TWO ZENER DIODES HAVING THE SAME BREAKDOWN VOLTAGE. A FIRST OR AUXILIARY ZENER IS DRIVEN DIRECTLY FROM THE INPUT VOLTAGE LINE THROUGH A RESISTOR (60KΩ) AND PERMITS THE REGULATOR TO INITIALLY ACHIEVE THE DESIRED BIAS CONDITIONS. THIS PERMITS THE SECOND, OR REFERENCE ZENER TO BE DRIVEN FROM A CURRENT SOURCE. WHEN THE REFERENCE ZENER ENTERS BREAKDOWN, THE AUXILIARY ZENER IS ISOLATED FROM THE REST OF THE REGULATOR CIRCUITRY BY A DIODE DISCONNECT TECHNIQUE. THIS IS NECESSARY TO KEEP THE ADDED NOISE AND RIPPLE OF THE AUXILIARY ZENER FROM DEGRADING THE PERFORMANCE OF THE REGULATOR.

THE SHUT-DOWN CONTROL, IN EFFECT, CONSISTS OF A PNP TRANSISTOR ACROSS THE REFERENCE ZENER DIODE. WHEN THIS TRANSISTOR IS TURNED "ON", VIA PIN 2, THE REFERENCE VOLTAGE IS REDUCED TO ESSENTIALLY ZERO VOLTS AND THE REGULATOR IS FORCED TO SHUT-DOWN. DURING SHUT-DOWN THE CURRENT DRAIN OF THE COMPLETE IC REGULATOR DROPS TO V_{IN}/60KΩ OR 500 uA FOR A -30V INPUT.

BIAS

A ZENER DIODE IS THE MAIN REFERENCE ELEMENT AND FORMS THE HEART OF THE BIAS CIRCUITRY. ITS POSITIVE TEMPERATURE COEFFICIENT IS BALANCED BY THE NEGATIVE TEMPERATURE COEFFICIENT OF FORWARD BIASED DIODES IN A RATIO DETERMINED BY THE RESISTORS IN THE DIODE STRING. THE RESULT IS A REFERENCE VOLTAGE OF APPROXIMATELY -3.5V DC WITH A TYPICAL TEMPERATURE COEFFICIENT OF 0.002%/°C. IN ADDITION, THIS CIRCUIT ALSO PROVIDES A REFERENCE CURRENT WHICH IS USED TO BIAS ALL CURRENT SOURCES IN THE REMAINING REGULATOR CIRCUITRY.

CIRCUIT DESCRIPTION (CONT)

DC LEVEL SHIFT

THE REFERENCE VOLTAGE IS USED AS THE INPUT TO A DARLINGTON DIFFERENTIAL AMPLIFIER. THE GAIN OF THIS AMPLIFIER IS QUITE HIGH AND IT THEREFORE MAY BE CONSIDERED TO FUNCTION AS A CONVENTIONAL OPERATIONAL AMPLIFIER. CONSEQUENTLY, NEGATIVE FEEDBACK CAN BE EMPLOYED USING TWO EXTERNAL RESISTORS (R_A AND R_B) TO SET THE CLOSED-LOOP GAIN AND TO BOOST THE REFERENCE VOLTAGE TO THE DESIRED OUTPUT VOLTAGE. A CAPACITOR, C_N, IS INTRODUCED EXTERNALLY INTO THE LEVEL SHIFT NETWORK (VIA PIN 3) TO STABILIZE THE AMPLIFIER AND TO FILTER THE ZENER NOISE. THE RECOMMENDED VALUE FOR THIS CAPACITOR IS 0.1 uF AND SHOULD HAVE A VOLTAGE RATING IN EXCESS OF THE DESIRED OUTPUT VOLTAGE. SMALLER CAPACITORS (0.001 uF MINIMUM) MAY BE USED BUT WILL CAUSE A SLIGHT INCREASE IN OUTPUT NOISE. LARGER VALUES OF C_N WILL REDUCE THE NOISE AS WELL AS DELAY THE START-UP OF THE REGULATOR.

OUTPUT REGULATOR

THE OUTPUT OF THE SHIFT AMPLIFIER IS FED INTERNALLY TO THE NON-INVERTING INPUT OF THE OUTPUT ERROR AMPLIFIER. THE INVERTING INPUT TO THIS AMPLIFIER IS THE OUTPUT SENSE CONNECTION (PIN 8) OF THE REGULATOR. A DARLINGTON CONNECTED NPN POWER TRANSISTOR IS USED TO HANDLE THE LOAD CURRENT. THE SHORT-CIRCUIT CURRENT LIMITING RESISTOR, R_{SC}, IS CONNECTED IN THE EMITTER OF THIS TRANSISTOR TO SAMPLE THE FULL LOAD CURRENT. THIS CONNECTION ENABLES A FOUR-DIODE STRING TO LIMIT THE DRIVE CURRENT TO THE POWER TRANSISTORS IN A CONVENTIONAL MANNER.

ISSUE 2D

DATA TEST SET NO. 911NA

SD-73094-01-D9

BELL TELEPHONE LABORATORIES INCORPORATED

6S

PRINTED IN U.S.A.

INFORMATION NOTES: (CONT)

302. (CONT)

(X) POSITIVE-POWER-SUPPLY VOLTAGE REGULATOR, MC1460, 1 PER DEVICE.

$+V_{IN}$ 3

60KΩ   514   834   1.03   514

1600   3200   1600   1KΩ

4630

2670

50

5KΩ

700   623   834   410

SHUTDOWN CONTROL 2

CASE/10 GRD

1 OUTPUT

4 CURRENT LIMIT

5 OUTPUT SENSE

9 DC SHIFT OUTPUT

6 OUTPUT REFERENCE

7 NOISE FILTER

8 DC SHIFT SENSE

BOTTOM VIEW

VOLTAGE REGULATOR

3 — 1
6 — 4
9 — 5
8 — 7

2

CASE/10 GRD

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS A VOLTAGE REGULATOR CONSTRUCTED ON A SINGLE CHIP. FOR DESCRIPTION SEE NOTE 302 (W).

(Y) ROM, KS-21247,L1,1602, 1 PER DEVICE, SEE NOTE 1.

ROM

3	A_0		D_1	4
2	A_1		D_2	5
1	A_2		D_3	6
21	A_3		D_4	7
20	A_4	OUTPUTS	D_5	8
19	A_5		D_6	9
18	A_6		D_7	10
17	A_7		D_8	11
23	$\emptyset_1$		V_{BB}	15
22	$\emptyset_2$		V_{GG}	16
24	V_{DD}		$\overline{CS}$	14
12	V_{CC}		PROGRAM	13

-9   +5

16,22,23,24   12,15   14

-9   +5   GRD

V_{GG} 16
$\emptyset_1$ 23

V_{DD}

A_0 3

V_{CC} 12

V_{CC}

A_1 2

A_2 1

A_3 21

A_4 20

V_{GG} 16
$\emptyset_1$ 23

V_{DD} 24

A_5 19

PROGRAM 13 V_{CC}

A_6 18

A_7 17

X_1

X_2

X_{32}

V_{CC}

256 X 8 BITS MEMORY ARRAY

D1 D2 D3 D4 D5 D6 D7 D8
4   5   6   7   8   9   10   11

OUTPUT BUFFERS   22 Q2

D_1 — D_8 D_{57} — D_{64}

V_{CC}

Y_1 Y_8 Y_9 Y_{16} Y_{57} Y_{64}

INFORMATION NOTES: (CONT)

302. (CONT)

(Y) (CONT)

SIMPLIFIED CIRCUIT SCHEMATIC OF ROM

A_7 — INPUT DRIVERS — A7, A5, A4, A0

Y DECODER

X DECODER

2048-BIT ROM MATRIX 256 X 8

PROGRAM

OUTPUT SENSE

OUTPUT BUFFERS — OUT 1, OUT 8

PROGRAM DATA INPUT BUFFERS

CHIP SELECT
DATA IN 1
DATA IN 8

CIRCUIT DESCRIPTION

THIS DEVICE CONTAINS 1 ROM.

THIS CELL DESIGN IS ORGANIZED INTO 256 WORDS OF 8 BITS IN THE 2,048-BIT ROM. ALL CIRCUIT BLOCKS ARE COMMON TO BOTH PROGRAM AND READ MODES, WITH THE EXCEPTION OF THE PROGRAM DATA INPUT BUFFERS, WHICH ARE PART OF THE PROGRAM CIRCUIT ONLY.

AS THE SIMPLIFIED CIRCUIT SCHEMATIC SHOWS, IN THE PROGRAM MODE, THE EIGHT OUTPUT TERMINALS ARE USED AS DATA INPUTS TO DETERMINE THE INFORMATION PATTERN IN THE EIGHT BITS OF EACH WORD; WORD ADDRESS SELECTION IS PERFORMED BY THE X AND Y DECODERS THROUGH THE INPUT DRIVERS. INITIALLY ALL 2,048 BITS ARE IN THE 1 STATE, CORRESPONDING TO NORMALLY OFF, OR UNCHARGED STORAGE ELEMENTS. BY CHARGING THE STORAGE ELEMENTS FROM THE PROGRAM TERMINAL, Os ARE SELECTIVELY ENTERED IN THE PROPER BIT LOCATIONS.

IN THE READ MODE, THE PROGRAM DATA INPUT BUFFERS ARE INSTRUCTED BY THE CHIP SELECT SIGNAL TO CUT OFF THE FEEDBACK PATH FROM THE OUTPUT TO THE MEMORY ARRAY ESTABLISHED IN THE PROGRAM MODE. THE INPUT AND OUTPUT BUFFERS PROVIDE FULL TTL COMPATIBILITY, AND ADDRESSING IS ACCOMPLISHED BY THE X AND Y DECODERS. A SELECT MEMORY CELL WITH CHARGED STORAGE ELEMENT WILL SHOW UP AS A LOW, OR O, TTL LEVEL AT THE OUTPUT, WHILE A MEMORY BIT NOT CHARGED WILL RESULT IN A HIGH, OR 1, TTL LEVEL.

NOTES:
1. PIN NUMBERING, TOP VIEW.

1   24

12   13

ISSUE
1

DATA TEST SET NO. 911NA

SD-73094-01-D10

BELL TELEPHONE LABORATORIES
INCORPORATED

6S

PRINTED IN U.S.A.

5 X 5 MATRICES
ANODE PINS

6 X 6 MATRICES
ANODE PINS

6 X 8 MATRICES
ANODE PINS

3 X 6 MATRICES
ANODE PINS

CIRCUIT DESCRIPTION

DIODE MATRICES CONSISTS OF ARRAYS OF PASSIVATED SILICONE
DIODES, FABRICATED IN DIELECTRICALLY ISOLATED MOATS. USE OF
IMPROVED EPITAXIAL TECHNIQUES ALLOW CONSTRUCTION OF ARRAYS
USING THE EPITAXIAL LAYER AS THE COMMON CATHODE CONNECTION
FOR ALL DIODES IN A ROW. COLUMN CONNECTIONS TO THE ANODE SIDE
OF THE DIODES ARE MADE TO METALIZED INTERCONNECT LINES VIA
FUSIBLE LINKS. BY SELECTIVELY OPENING FUSES, DIODES ARE
EFFECTIVELY REMOVED FROM THE CIRCUIT TO FORM ANY DESIRED
MATRIX PATTERN.

DATA TEST SET NO. 911NA

SD-73094-OI-DII

ISSUE
2D

BELL TELEPHONE LABORATORIES
INCORPORATED

6S

PRINTED IN U. S. A.

INFORMATION NOTES: (CONT)
302. (CONT)

IC20, CP1
6 X 6
ANODE PINS

CATHODE PINS

IC16, CP1
5 X 5
ANODE PINS

CATHODE PINS

IC17, CP1
5 X 5
ANODE PINS

CATHODE PINS

IC51, CP1
6 X 8
ANODE PINS

CATHODE PINS

IC18, CP1
5 X 5
ANODE PINS

CATHODE PINS

IC19, CP1
5 X 5
ANODE PINS

CATHODE PINS

IC35, CP1
8 X 6
ANODE PINS

CATHODE PINS

IC34, CP1
8 X 6
ANODE PINS

CATHODE PINS

IC15, CP1
6 X 8
ANODE PINS

CATHODE PINS

SD-73094-01-D12

DATA TEST SET NO. 911NA

SD-73094-01-D12

ISSUE
2D

BELL TELEPHONE LABORATORIES
INCORPORATED

6S

E-7421 (10-71)

INFORMATION NOTES: (CONT)
302. (CONT)

IC5, CP2
6 X 8
ANODE PINS

IC25, CP2
8 X 6
ANODE PINS

IC40, CP2
6 X 6
ANODE PINS

IC41, CP2
6 X 6
ANODE PINS

IC13, CP3
8 X 6
ANODE PINS

IC14, CP3
8 X 6
ANODE PINS

IC15, CP3
8 X 6
ANODE PINS

IC16, CP3
8 X 6
ANODE PINS

CATHODE PINS

INFORMATION NOTES: (CONT)

302. (CONT)

   (2) (CONT)

THE FUSIBLE LINKS LISTED IN THE TABLE HAVE BEEN OPENED BY TEXAS INSTRUMENTS CO. TO ACHIEVE THE DESIRED MATRICES.

NOTES:

1. PIN NUMBERING, TOP VIEW.

INFORMATION NOTES: (CONT)

303. WAVEFORMS. TYPES OF DISTORTION.

CHARACTER "M" WITHOUT DISTORTION

MARKING BIAS

SPACING BIAS

MARKING END DISTORTION

SPACING END DISTORTION

Table 1

CPS	DESIG	CODE	TERMINALS HORZ.	TERMINALS VERT.
1	IC15	DMA414	2	1
			11	8
			11	13
			11	12
			4	8
			4	13
			4	12
			6	8
			6	13
			6	12
	IC16	DMA416	2	1
			2	14
			3	7
			3	14
			4	1
			4	8
			5	7
			5	8
			6	1
			6	14
	IC17	DMA417	2	1
			2	14
			3	1
			3	14
			4	1
			4	14
			5	1
			5	14
			6	7
			6	14
	IC18	DMA418	2	7
			2	14
			3	8
			4	-
			4	8
			5	1
			5	14
			6	7
			6	14
	IC19	DMA419	2	7
			2	14
			3	7
			3	14
			4	7
			4	14
			5	1
			5	8
			6	8
	IC20	DMA403	2	1
			2	14
			2	13
			3	7
			3	14
			3	13
			11	1
			11	8
			11	13
			4	7
			4	8
			4	13
			5	1
			5	14
			5	9

Table 2

CPS	DESIG	CODE	TERMINALS HORZ.	TERMINALS VERT.
1	IC51	DMA413	2	9
			2	12
			3	1
			3	7
			3	14
			3	13
			3	12
			11	1
			11	7
			11	14
			11	8
			11	12
			4	1
			4	14
			4	9
			4	10
			5	14
			5	9
			5	10
			6	14
			6	9
			6	10
	IC34	DMA407	2	1
			12	1
			12	8
			3	1
			3	14
			3	8
			11	7
			11	8
			4	8
			4	7
			4	13
			10	7
			10	14
			10	8
			10	13
			5	1
			5	7
			5	14
			5	8
			5	13
			5	9
	IC35	DMA406	2	7
			2	14
			12	8
			12	1
			12	13
			12	9
			3	1
			3	7
			3	8
			3	9
			11	7
			11	13
			11	9
			11	1
			4	14
			4	8
			4	1
			10	7
			10	14
			10	13
			10	1
			5	7
			5	14
			5	8
			5	13
			5	9

Table 3

CPS	DESIG	CODE	TERMINALS HORZ.	TERMINALS VERT.
2	IC5	DMA415	2	1
			2	8
			2	13
			2	12
			2	10
			3	7
			3	8
			3	13
			3	12
			11	1
			11	8
			11	9
			11	12
			4	7
			4	8
			4	9
			4	12
			5	1
			5	9
			5	10
			6	1
			6	14
			6	13
			6	10
	IC25	DMA408	2	1
			2	14
			12	8
			3	1
			3	14
			3	8
			11	13
			4	1
			4	14
			4	13
			4	8
			10	13
			10	1
			5	14
			5	8
			5	13
			6	9
	IC40	DMA404	2	14
			3	8
			3	14
			11	14
			4	8
			5	13
			5	9
	IC41	DMA405	2	1
			2	14
			3	1
			3	7
			11	8
			11	1
			4	14
			4	13
			4	1
			5	7

Table 4

| CPS	DESIG	CODE	TERMINALS HORZ.	TERMINALS VERT.
3	IC13	DMA409	2	1
			2	7
			2	9
			12	1
			12	13
			3	7
			3	14
			3	13
			11	7
			11	9
			4	9
			10	1
			10	8
			5	1
			5	8
	IC14	DMA410	2	1
			2	8
			12	7
			3	14
			11	1
			11	14
			4	1
			4	14
			10	14
			5	7
			6	7
	IC15	DMA411	12	9
			3	1
			3	13
			11	13
			4	1
			4	7
			4	14
			10	1
			10	14
	IC16	DMA412	2	1

DATA TEST SET NO. 911NA

SD-73094-01-D14

ISSUE 2D

BELL TELEPHONE LABORATORIES INCORPORATED   6S   PRINTED IN U.S.A.

DATA TEST SET NO. 911NA

SD-73094-01-D15

BELL TELEPHONE LABORATORIES
INCORPORATED

ISSUE 4B

DATA TEST SET NO. 911NA

SD-73094-DI6

BELL TELEPHONE LABORATORIES
INCORPORATED

ISSUE 4B

PART OF CPS 1
TEST SENTENCE GENERATOR

PART OF CPS 1

DATA TEST SET NO. 911NA

SD-73094-01-J1A

BELL TELEPHONE LABORATORIES
INCORPORATED

SD-73094-01-J1A

ISSUE 2D

PART OF CPS 1
TEST SENTENCE GENERATOR

DATA TEST SET NO. 911NA

SD-73094-01-JIB

BELL TELEPHONE LABORATORIES
INCORPORATED

SD-73094-01-JIB

PART OF CPS I

DATA TEST SET NO. 911NA

SD-73094-01-JIC

BELL TELEPHONE LABORATORIES
INCORPORATED

ISSUE 2D

6S

SD-73094-01-JIC

DATA TEST SET NO. 911NA

PART OF CPS 1

SD-73094-01-JID

BELL TELEPHONE LABORATORIES
INCORPORATED

ISSUE 2D

PART OF CPS 1
TEST SENTENCE GENERATOR

MANUFACTURING REFERENCES

CATEGORY	NO.
CIRCUIT PACK CODE	CP 1

COMPONENT LIST

CAPACITOR

DESIG	CODE
C1	KS-19774,L1,.01
C2	KS-19774,L1,.01
C3	KS-19774,L1,.01
C4	KS-19774,L1,.01
C5	KS-19774,L1,.01
C6	KS-19774,L1,.01
C7	KS-19774,L1,.01
C8	KS-19774,L1,.01
C9	KS-19774,L1,.01
C10	KS-19774,L1,.01
C11	KS-19774,L1,.01
C12	KS-19774,L1,.01
C13	KS-19774,L1,.01
C14	KS-19774,L1,.01
C15	KS-19774,L1, 3900PF
C16	KS-19774,L1,.01
C17	KS-19774,L1,.01
C18	KS-19774,L1,.01
C19	KS-19774,L1,.01
C20	KS-19774,L1,.01
C21	KS-19774,L1,1000PF
C22	KS-19774,L1,.01
C23	KS-19774,L1,.01
C24	KS-19774,L1,.01
C25	KS-20676,L1,560PF
C28	KS-20676,L1,560PF
C29	KS-19774,L1,.01
C31	KS-19774,L1,.01
C32	KS-19774,L1,.01
C33	KS-19774,L1,.01
C34	KS-19774,L1,1000PF
C35	KS-19774,L1,.01
C36	KS-19774,L1,.01
C37	KS-19774,L1,.01
C38	KS-19774,L1,.01
C39	KS-20676,L1,560PF
C40	KS-19774,L1,.01
C41	KS-19774,L1,.01
C42	KS-19774,L1,.01
C43	602A
C44	KS-19774,L1,.01
C45	KS-19774,L1,.01
C46	KS-20736,L4,.01
C47	KS-19774,L1,.01
C48	KS-19774,L1,.01
C49	KS-19774,L1,.01
C50	KS-19774,L1,.01
C51	KS-19774,L1,.01
C52	KS-19774,L1,.01
C53	KS-19774,L9,1
C54	KS-19774,L1,.01
C55	KS-19774,L1,.01
C56	KS-19774,L1,1000PF
C57	KS-19774,L1,.01
C58	KS-19774,L1,.01
C59	KS-19774,L1,.01
C60	KS-19774,L1,.01
C61	KS-19774,L1,.01
C62	KS-19774,L1,.01
C63	KS-19774,L1,.01
C64	KS-19774,L1,.01
C65	KS-19774,L1,.01
C66	KS-20676,L1,560PF
C67	KS-20676,L1,560PF
C68	KS-20676,L1,220PF
C69	KS-20676,L1,560PF

CONNECTOR

DESIG	CODE
P1	AMP INC., PART NO.86479-1 & 86479-7
P2	AMP INC., PART NO.86479-1 & 86479-7

COMPONENT LIST (CONT)

DIODE

DESIG	CODE
CR1	458C
CR2–CR27	KS-16986,L2M1
CR28–CR30	458C

INDUCTOR

DESIG	CODE
L1	BP-2657, 2.4UH DELEVAN CORP, EAST AURORA, N.Y.

INTEGRATED CIRCUIT

DESIG	CODE
IC1	KS-20969,L9
IC2	KS-20969,L9
IC3	KS-21247,L1
IC4A-D	TEXAS INST,SN7403N
IC5A-D	TEXAS INST,SN7403N
IC6	TEXAS INST.,SN7496N
IC7	TEXAS INST.,SN7496N
IC8A-F	TEXAS INST.,SN7404N
IC9A,B	KS-20970,L1
IC10A-E	KS-20967,L7
IC11	KS-20968,L8
IC12	KS-20968,L8
IC13	KS-20968,L8
IC14B,C	KS-20967,L5
IC15	TEXAS INST.,DMA414
IC16	TEXAS INST.,DMA416
IC17	TEXAS INST.,DMA417
IC18	TEXAS INST.,DMA418
IC19	TEXAS INST.,DMA419
IC20	TEXAS INST.,DMA403

[SEE NOTE 302 (Z)]

DESIG	CODE
IC21A-D	KS-20968,L9
IC22C,D	KS-20968,L9
IC23A-D	KS-20968,L9
IC24A-D	KS-20968,L9
IC25	KS-20968,L8
IC26A,B,D,E	KS-20968,L2
IC27C-F	KS-20968,L2
IC28A-F	KS-20968,L2
IC29	KS-20968,L8
IC30	KS-20968,L8
IC31	KS-20968,L8
IC32	KS-20969,L10
IC33	KS-20969,L10
IC34	TEXAS INST.,DMA407
IC35	TEXAS INST.,DMA406
IC36A-C	KS-20967,L5

[SEE NOTE 302 (Z)]

DESIG	CODE
IC37A,C,D	KS-20968,L9
IC38A,B	KS-20967,L5
IC39A,B	KS-20970,L5
IC40A,B,D	KS-20968,L1
IC41A,B	TEXAS INST., SN74H22N
IC42A,B	KS-20968,L3
IC43C,D	KS-20968,L1
IC44B,C,D,F	KS-20967,L7
IC45	TEXAS INST., SN74H22N
IC46A-C	KS-20967,L5
IC47	41M
IC48A,B	KS-20970,L5
IC49A-D	KS-20968,L1
IC50C,D	KS-20968,L1
IC51	TEXAS INST.,DMA413 [SEE NOTE 302 (Z)]
IC52A-D	KS-20968,L1

COMPONENT LIST (CONT)

INTEGRATED CIRCUIT (CONT)

DESIG	CODE
IC53A-D	TEXAS INST.,SN7403N
IC54A,B	KS-20970,L1
IC55A,B	KS-20970,L5
IC56A-D	KS-20968,L1
IC57C	KS-20968,L3
IC58A-C	KS-20967,L5
IC59	KS-20969,L9
IC60	KS-20969,L8
IC61	KS-20969,L8
IC62	KS-20969,L8
IC63A,B	KS-20970,L5
IC64B,C,D	KS-20968,L9
IC65A-C	KS-20968,L3
IC66A-D	KS-20968,L1
IC67A,B	KS-20970,L1
IC68A,B	KS-20970,L1
IC69B	TEXAS INST.,SN74H22N
IC70A,C,D,E,F	KS-20967,L7

RESISTOR

DESIG	CODE
R1	KS-20616,L1A,10KΩ
R2	KS-20616,L1A,10KΩ
R3	KS-20616,L1A,10KΩ
R4	KS-20616,L1A,10KΩ
R5	KS-20616,L1A,10KΩ
R6	KS-20616,L1A,10KΩ
R7	KS-20616,L1A,10KΩ
R8	KS-20616,L1A,10KΩ
R9	KS-20616,L1A,2260
R10	KS-20616,L1A,3010
R11	KS-20616,L1A,3010
R12	KS-20616,L1A,18,200
R13	KS-20616,L1A,1620
R14	KS-20616,L1A,3010
R15	KS-20616,L1A,3010
R16	KS-20616,L1A,3010
R17	KS-20616,L1A,3010
R18	KS-20616,L1A,3010
R19	KS-20616,L1A,2260
R20	KS-20616,L1A,2260
R21	KS-20616,L1A,2260
R22	KS-20616,L1A,2260
R23	KS-20616,L1A,2260
R24	KS-20616,L1A,2260
R25	KS-20616,L1A,2260
R26	KS-20616,L1A,2260
R27	KS-20616,L1A,10KΩ
R28	KS-20616,L1A,10KΩ
R29	KS-20616,L1A,10KΩ
R30	KS-20616,L1A,10KΩ
R31	KS-20616,L1A,10KΩ
R32	KS-20616,L1A,10KΩ
R33	KS-20616,L1A,10KΩ
R34	KS-20616,L1A,10KΩ
R35	KS-20616,L1A,10KΩ
R36	KS-20616,L1A,10KΩ
R37	KS-20616,L1A,10KΩ
R38	KS-20616,L1A,10KΩ
R39	KS-20616,L1A,10KΩ
R40	KS-20616,L1A,10KΩ
R41	KS-20616,L1A,2260
R42	KS-20616,L1A,2260
R43	KS-20616,L1A,2260
R44	KS-20616,L1A,2260
R45	KS-20616,L1A,2260
R46	KS-20616,L1A,2260
R47	KS-20616,L1A,2260
R48	KS-20616,L1A,10KΩ
R49	KS-20616,L1A,10KΩ
R50	KS-20616,L1A,10KΩ
R51	KS-20616,L1A,5110
R52	KS-20616,L1A,2260
R53	KS-20616,L1A,5110
R54	KS-20616,L1A,2260
R55	KS-20616,L1A,2260
R56	KS-20616,L1A,10KΩ

COMPONENT LIST (CONT)

RESISTOR (CONT)

DESIG	CODE
R57	KS-20616,L1A,10KΩ
R58	KS-20616,L1A,2260
R59	KS-20616,L1A,2260
R60	KS-20616,L1A,2260
R61	KS-20616,L1A,10KΩ
R62	KS-20616,L1A,10KΩ
R63	KS-20616,L1A,5110
R64	KS-20616,L1A,5110
R65	KS-20616,L1A,2260
R66	KS-20616,L1A,3010
R67	KS-20616,L1A,2260
R68	KS-20616,L1A,18,200
R69	KS-20616,L1A,221
R70	KS-20616,L1A,2260
R71	KS-20616,L1A,3010
R72	KS-20616,L1A,10KΩ
R73	KS-20616,L1A,10KΩ
R74	KS-20616,L1A,10KΩ
R75	KS-20616,L1A,3010
R76	KS-20616,L1A,5110
R77	KS-20616,L1A,10KΩ
R78	KS-20616,L1A,10KΩ
R79	KS-20616,L1A,3010
R80	KS-20616,L1A,2260
R81	KS-20616,L1A,2260
R82	KS-20616,L1A,2260
R83	KS-20616,L1A,2260
R84	KS-20616,L1A,5110
R85	KS-20616,L1A,3010
R86	KS-20616,L1A,3010
R87	KS-20616,L1A,3010
R88	KS-20616,L1A,5110
R89	KS-20616,L1A,10KΩ
R90	KS-20616,L1A,10KΩ
R91	KS-20616,L1A,18,200
R92	KS-20616,L1A,2260
R93	KS-20616,L1A,2260
R94	KS-20616,L1A,18,200
R95	KS-20616,L1A,3010
R96	KS-20616,L1A,3010
R97	KS-20616,L1A,3010
R98	KS-20616,L1A,3010
R99	KS-20616,L1A,3010

TRANSISTOR

DESIG	CODE
Q1	51B
Q2	51B
Q3	51B
Q4	51B

VARISTOR

DESIG	CODE
RV1	100G
RV2	100G
RV3	100G
RV4	100G

SYMBOL
SHOWN IN FS

NOTES:
1. UNLESS OTHERWISE SPECIFIED:
   RESISTANCE VALUES ARE IN OHMS,
   CAPACITANCE VALUES ARE IN MICROFARADS,
   VALUES PRECEDED BY THE SYMBOL
   +(PLUS) OR -(MINUS) ARE IN VOLTS.

2. ⏚ GROUND RETURN.

HIGHEST CAPACITOR USED ON THIS DRAWING
C68
NOT USED
C26,C27,C30

PART OF CPS 2
DISTORTION MEASURING SET

DATA TEST SET NO. 911NA

PART OF CPS 2

SD-73094-OI-J2A

BELL TELEPHONE LABORATORIES
INCORPORATED

ISSUE 2D

6S

PRINTED IN U.S.A.

SD-73094-OI-J2A

PART OF CPS 2
DISTORTION MEASURING SET

DATA TEST SET NO. 911NA

SD-73094-01-J2B

BELL TELEPHONE LABORATORIES
INCORPORATED

ISSUE 1

PART OF CPS 2
DISTORTION MEASURING SET

PART OF CPS 2

DATA TEST SET NO. 911NA

SD-73094-01-J2C

BELL TELEPHONE LABORATORIES
INCORPORATED

ISSUE 2D

SD-73094-01-J2C

PART OF CPS 2
DISTORTION MEASURING SET

PART OF CPS 2

DATA TEST SET NO. 911NA

SD-73094-01-J2D

BELL TELEPHONE LABORATORIES
INCORPORATED

SD-73094-01-J2D

ISSUE 1

PART OF CPS 2
DISTORTION MEASURING SET

PART OF CPS 2

DATA TEST SET NO. 911NA

SD-73094-01-J2E

BELL TELEPHONE LABORATORIES
INCORPORATED

ISSUE 2D

SD-73094-01-J2E

COMPONENT LIST

CAPACITOR

DESIG	CODE
C1	KS-19774,L1,.01
C2	KS-19774,L1,.01
C3	KS-19774,L1,1000PF
C4	KS-19774,L1,.01
C5	KS-19774,L1,.01
C6	KS-20676,L1,470PF
C7	KS-19774,L1,.01
C8	KS-19774,L1,.01
C9	KS-19774,L1,.01
C10	KS-19774,L1,.01
C11	KS-20676,L1,220PF
C12	KS-19774,L1,.01
C13	KS-19774,L1,.01
C14	KS-19774,L1,.01
C15	KS-19774,L1,.01
C16	KS-19774,L1,.01
C17	KS-19774,L1,.01
C18	KS-19774,L1,.01
C19	602A
C20	KS-19774,L1,.01
C21	KS-19774,L1,.01
C22	KS-19774,L1,.01
C23	KS-19774,L1,.01
C24	KS-19774,L1,.01
C25	KS-19774,L1,.01
C26	KS-19774,L1,.01
C27	KS-19774,L1,.01
C28	KS-19774,L1,.01
C29	KS-19774,L1,.01
C30	KS-19774,L1,.01
C31	KS-19774,L1,.01
C32	KS-19774,L1,.01
C33	KS-19774,L1,.01
C34	KS-19774,L1,.01
C35	KS-19774,L1,.01
C36	KS-19774,L1,.01
C37	KS-19774,L1,.01
C38	KS-19774,L1,.01
C39	KS-19774,L1,.01
C40	KS-19774,L5,.022
C41	KS-19774,L1,1000PF
C42	KS-19774,L1,.01
C43	KS-19774,L1,.01
C44	KS-19774,L1,.01
C45	KS-20676,L1,560PF
C46	KS-19774,L1,.01
C47	KS-19774,L1,.01
C48	KS-19774,L1,.01
C49	KS-19774,L1,.01
C50	KS-19774,L1,.01
C51	KS-19774,L1,.01
C52	KS-19774,L1,.01
C53	KS-19774,L1,.01
C54	KS-19774,L1,.01
C55	KS-19774,L1,.01
C56	KS-19774,L1,.01
C57	KS-19774,L1,.01
C58	KS-19774,L1,.01
C59	KS-19774,L1,.01
C60	KS-19774,L1,.01
C61	KS-19774,L1,.01
C62	KS-19774,L1,.01
C63	KS-19774,L1,.01
C64	KS-19774,L1,.01
C65	KS-19774,L1,.01
C66	KS-19774,L1,.01
C67	KS-20676,L1,220PF
C68	KS-20736,L4,.01
C69	KS-19774,L1,2200PF
C70	KS-19774,L1,.01
C71	KS-16958,L32,221PF
C72	KS-20676,L1,470PF

COMPONENT LIST (CONT)

CONNECTOR

DESIG	CODE
P3	AMP INC., PART NO. 86479-1 & 86479-7
P4	AMP INC., PART NO. 86479-1 & 86479-7

INDUCTOR

DESIG	CODE
L1	BP-2657, 2.4UH DELEVAN CORP. EAST AURORA, N.Y.

INTEGRATED CIRCUIT

DESIG	CODE
IC1A,B	KS-20970,L1
IC2A-D	KS-20968,L6
IC3A-D	KS-20968,L1
IC4	KS-20969,L8
IC5	TEXAS INST.,DMA415 [SEE NOTE 302 (Z)]
IC6A-F	KS-20967,L6
IC7A-F	KS-20967,L6
IC8A-F	KS-20968,L2
IC9	KS-20968,L8
IC10A-D	KS-20968,L1
IC11A,B	KS-20968,L7
IC12A,B	KS-20968,L7
IC13A-C	KS-20968,L3
IC14	KS-20969,L23
IC15A-F	KS-20967,L8
IC16A,B	KS-20970,L1
IC17A-F	KS-20968,L2
IC18	KS-20969,L23
IC19	KS-20969,L23
IC20A-D	TEXAS INST.,SN7403N
IC21A-D	KS-20968,L1
IC22A-D	TEXAS INST.,SN7403N
IC23A-D	KS-20968,L1
IC24A-F	KS-20967,L8
IC25	TEXAS INST.,DMA408 [SEE NOTE 302 (Z)]
IC26	KS-20970,L6
IC27	KS-20970,L6
IC28A-C	KS-20968,L3
IC29A-F	KS-20967,L8
IC30	KS-20969,L10
IC31	KS-20969,L10
IC32	KS-20970,L2
IC33A-D	KS-20968,L1
IC34A,B	KS-20969,L1
IC35A,B	KS-20968,L7
IC36A-F	KS-20967,L6
IC37A-F	KS-20967,L6
IC38A-C	KS-20968,L3
IC39A,B	KS-20969,L1
IC40	TEXAS INST.,DMA404 [SEE NOTE 302 (Z)]
IC41	TEXAS INST.,DMA405
IC42A-F	KS-20967,L8
IC43A,B,C,D	KS-20968,L1
IC44	KS-20969,L25
IC45B	KS-20970,L5
IC46A-F	KS-20967,L8
IC47	KS-20969,L25
IC48	TEXAS INST., SN7496N

COMPONENT LIST (CONT)

INTEGRATED CIRCUIT (CONT)

DESIG	CODE
IC49B	KS-20967,L11
IC50A-D	KS-20967,L11
IC51A-E	KS-20967,L8
IC52A-C	KS-20968,L3
IC53A,B	KS-20970,L5
IC54	KS-20969,L10
IC55	KS-20969,L10
IC56	KS-20970,L2
IC57A-F	KS-20968,L2
IC58A-D	KS-20968,L1
IC59	KS-20968,L8
IC60	KS-20968,L8
IC61	KS-20969,L9
IC62B	KS-20968,L1
IC63B	KS-20969,L1
IC64A	TEXAS INST.,SN7403N

RESISTOR

DESIG	CODE
R1	KS-20616,L1A,6980
R2	KS-20616,L1A,10KΩ
R3	KS-20616,L1A,10KΩ
R4	KS-20616,L1A,221
R5	KS-20616,L1A,3010
R6	KS-20616,L1A,5110
R7	KS-20616,L1A,221
R8	KS-20616,L1A,221
R9	KS-20616,L1A,221
R10	KS-20616,L1A,221
R11	KS-20616,L1A,5110
R12	KS-20616,L1A,5110
R13	KS-20616,L1A,10KΩ
R14	KS-20616,L1A,5110
R15	KS-20616,L1A,10KΩ
R16	KS-20616,L1A,10KΩ
R17	KS-20616,L1A,10KΩ
R18	KS-20616,L1A,10KΩ
R19	KS-20616,L1A,5110
R20	KS-20616,L1A,5110
R21	KS-20616,L1A,5110
R22	KS-20616,L1A,10KΩ
R23	KS-20616,L1A,3010
R24	KS-20616,L1A,5110
R25	KS-20616,L1A,10KΩ
R26	KS-20616,L1A,5110
R27	KS-20616,L1A,5110
R28	KS-20616,L1A,5110
R29	KS-20616,L1A,5110
R30	KS-20616,L1A,221
R31	KS-20616,L1A,1KΩ
R32	KS-20616,L1A,221
R33	KS-20616,L1A,221
R34	KS-20616,L1A,221
R35	KS-20616,L1A,221
R36	KS-20616,L1A,221
R37	KS-20616,L1A,221
R38	KS-20616,L1A,221
R39	KS-20616,L1A,221
R40	KS-20616,L1A,221
R41	KS-20616,L1A,221
R42	KS-20616,L1A,221
R43	KS-20616,L1A,221
R44	KS-20616,L1A,221
R45	KS-20616,L1A,221
R46	KS-20616,L1A,221
R47	KS-20616,L1A,221
R48	KS-20616,L1A,221
R49	KS-20616,L1A,5110
R50	KS-20616,L1A,5110
R51	KS-20616,L1A,5110
R52	KS-20616,L1A,10KΩ
R53	KS-20616,L1A,10KΩ
R54	KS-20616,L1A,10KΩ
R55	KS-20616,L1A,10KΩ
R56	KS-20616,L1A,10KΩ
R57	KS-20616,L1A,10KΩ
R58	KS-20616,L1A,10KΩ
R59	KS-20616,L1A,10KΩ

COMPONENT LIST (CONT)

RESISTOR (CONT)

DESIG	CODE
R60	KS-20616,L1A,10KΩ
R61	KS-20616,L1A,10KΩ
R62	KS-20616,L1A,10KΩ
R63	KS-20616,L1A,10KΩ
R64	KS-20616,L1A,3010

MANUFACTURING REFERENCES

CATEGORY	NO.
CIRCUIT PACK CODE	CP 2

SYMBOL

SHOWN IN FS

NOTES:

1. UNLESS OTHERWISE SPECIFIED: RESISTANCE VALUES ARE IN OHMS, CAPACITANCE VALUES ARE IN MICROFARADS, VALUES PRECEDED BY THE SYMBOL +(PLUS) OR -(MINUS) ARE IN VOLTS.

2. ⏚ GROUND RETURN.

3. CONNECT PINS OF UNUSED INTEGRATED CIRCUITS AS SHOWN IN THE TABLE.

IC'S	PINS	CONNECT TO
45	2	GROUND
49	1,2,9,10,12,13	+5V
51	13	GROUND
62	1,2,9,10,12,13	GROUND
63	1	GROUND

CIRCUIT DESCRIPTION

INPUT/OUTPUT INFORMATION

SD-73094-OI-J2F

PART OF CPS 2

ISSUE 2D

DATA TEST SET NO.911NA

SD-73094-OI-J2F

BELL TELEPHONE LABORATORIES INCORPORATED

6S

DATA TEST SET NO. 911NA

SD-73094-01-J3A

PART OF CPS 3

ISSUE
3A

BELL TELEPHONE LABORATORIES
INCORPORATED

6S

PRINTED IN U.S.A.

SD-73094-01-J3A

PART OF CPS 3

DATA TEST SET NO. 911NA

SD-73094-01-J3B

BELL TELEPHONE LABORATORIES
INCORPORATED

SD-73094-01-J3B

PART OF CPS 3
CLOCK, INPUT, OUTPUT AND FILTER CIRCUITS

MANUFACTURING REFERENCES

CATEGORY	NO.
CIRCUIT PACK CODE	CP 3

SYMBOL
SHOWN IN FS

COMPONENT LIST

CAPACITOR

DESIG	CODE
C5	KS-19774,L1,.01
C6	KS-19774,L1,.01
C7	KS-19774,L1,.01
C8	KS-19774,L1,.01
C9	KS-19774,L1,.01
C10	KS-19774,L1,.01
C11	KS-19774,L1,.01
C12	KS-19774,L1,.01
C13	KS-19774,L1,.01
C14	KS-19774,L1,.01
C15	KS-16390,L14,12
C16	600A
C17	KS-19774,L5,.022
C18	KS-16742,L34,1000PF
C19	570CK,.02
C20	KS-19774,L5,.022
C21	KS-19774,L5,.022
C22	KS-16742,L34,1000PF
C23	KS-19774,L1,.01
C24	KS-19774,L1,.01
C27	KS-20736,L4,.01
C28	KS-20736,L4,.01
C29	602A
C31	KS-16742, L34,5110PF

CONNECTOR

DESIG	CODE
P7	AMP INC., PART NO. 86479-1
P5	AMP INC., PART NO. 86479-2 & 86479-4
P8	AMP INC., PART NO. 86479-7
P6	AMP INC., PART NO. 86479-4

DIODE

DESIG	CODE
CR2	458C
CR3	458C
CR4	426J
CR5	446F
CR6	459E
CR7	426P
CR8	446F
CR9	458A
CR10	448B
CR11	426A
CR12	458C
CR14	458C
CR15	426A

INDUCTOR

DESIG	CODE
L1 L2 L3	BP-2657, 2.4UH DELEVAN CORP. EAST AURORA, N.Y.

INTEGRATED CIRCUIT

DESIG	CODE
IC4B,C	KS-20968,L9
IC5A,C,D,E,F	KS-20968,L2
IC6B,C,D,F	KS-20967,L6
IC7A,B	TEXAS INST.,SN7473N
IC8A-C	KS-20967,L4

COMPONENT LIST (CONT)

INTEGRATED CIRCUIT (CONT)

DESIG	CODE
IC9A-D	KS-20968,L1
IC10	KS-20968,L8
IC11A,B	TEXAS INST.,SN7473N
IC12	TEXAS INST.,SN7490AN
IC13	TEXAS INST,DMA409
IC14	TEXAS INST,DMA410 [SEE NOTE 302(Z)]
IC15	TEXAS INST,DMA411
IC16	TEXAS INST,DMA412
IC17	KS-20969,L10
IC18	KS-20969,L10
IC19	KS-20969,L10
IC20	FAIRCHILD, 741TC

OSCILLATOR

DESIG	CODE
Y1	MICROSONICS,K1087A-1T1B,9.600 MHZ
Y2	VECTRON LAB. INC., 231-2405,180.000KHZ
Y3	VECTRON LAB. INC., 231-2405,105.000KHZ

OPTICAL COUPLER

DESIG	CODE
OC1	TEXAS INST, TIL111

POTENTIOMETER

DESIG	CODE
R52	KS-19093,L1A,2KΩ
R53	KS-19093,L1A,50KΩ
R54	KS-19093,L1A,50KΩ
R55	KS-19093,L1A,10KΩ
R56	KS-19093, L1A, 2KΩ

RESISTOR

DESIG	CODE
R12	KS-20616,L1A,10KΩ
R13	KS-20616,L1A,10KΩ
R14	KS-20616,L1A,10KΩ
R15	KS-20616,L1A,10KΩ
R16	KS-20616,L1A,10KΩ
R17	KS-20616,L1A,10KΩ
R18	KS-20616,L1A,10KΩ
R19	KS-20616,L1A,10KΩ
R20	KS-20616,L1A,10KΩ
R21	KS-20616,L1A,10KΩ
R22	KS-20616,L1A,10KΩ
R23	KS-20616,L1A,10KΩ
R24	KS-20616,L1A,3010
R25	KS-20616,L1A,3010
R26	KS-20616,L1A,3010
R27	KS-20616,L1A,3010
R28	KS-20616,L1A,3010

COMPONENT LIST (CONT)

RESISTOR (CONT)

DESIG	CODE
R29	KS-20616,L1A,4700
R30	KS-20616,L1A,26,700
R31	KS-20616,L1A,100KΩ
R32	KS-20616,L1A,10KΩ
R33	KS-20616,L1A,34.8
R34	KS-20616,L1A,90.9
R35	KS-20616,L1A,3320
R36	KS-20616,L1A,3320
R37	KS-20616,L1A,4700
R38	KS-20616,L1A,1500
R39	KS-20616,L1A,221
R40	KS-20616,L1A,5620
R41	KS-20616,L1A,10KΩ
R42	KS-14603,L1C,130
R43	KS-20616,L1A,10KΩ
R44	KS-20810,L1A,732
R45	KS-20616,L1A,10KΩ
R46	KS-20616,L1A,22,100
R47	KS-20616,L1A,33,200
R48	KS-20810,L1A,10KΩ
R49	KS-20810,L1A,6190
R50	KS-20810,L1A,3920
R51	KS-20810,L1A,221
R57	KS-20616,L1A,100
R58	KS-20616,L1A,10KΩ
R59	KS-20616,L1A,392KΩ
R60	KS-20616,L1A,10KΩ
R61	KS-20616,L1A,866
R62	KS-20616,L1A,287
R63	KS-20616,L1A,1KΩ
R64	KS-20616,L1A,392
R67	KS-20616,L1A,10KΩ
R68	KS-20616,L1A,1KΩ
R69	KS-20616,L1A,4700
R70	KS-20616,L1A,33,200
R71	KS-20616,L1A,22,100
R72	KS-20616,L1A,10KΩ
R73	KS-20616,L1A,2670
R74	KS-20616,L1A,5620
R75	KS-20616,L1A,10KΩ
R76	KS-20616,L1A,1500
R77	KS-14603,L1C,130
R80	KS-20616,L1A,3010
R81	KS-20616,L1A,1KΩ
R82	KS-20616,L1A,3010
R83	KS-20616,L1A,3010
R84	KS-20616,L1A,2710
R85	KS-20616,L1A,5620
R86	KS-20616,L1A,1KΩ
R87	KS-20616,L1A,221

TERMINAL

DESIG	CODE
TP1-TP3	MALCO MFR CORP, 13009-13

THERMISTOR

DESIG	CODE
RT1	17A

TRANSFORMER

DESIG	CODE
T1	2560D
T2	2560D

COMPONENT LIST (CONT)

TRANSISTOR

DESIG	CODE
Q1	66J
Q2	51A
Q3	TEXAS INST,2N6336
Q4	TEXAS INST,2N6336
Q5	66J
Q6	27B
Q7	51A
Q8	RCA,2N3440
Q9	27B
Q10	66J
Q11	51B
Q12	66J
Q13	51B
Q14	66J
Q15	51A
Q16	51A
Q18	66J
Q19	27B
Q20	RCA,2N3440
Q21	66J
Q22	66G
Q23	27B

NOTES:

1. UNLESS OTHERWISE SPECIFIED:
   RESISTANCE VALUES ARE IN OHMS;
   CAPACITANCE VALUES ARE IN MICROFARADS;
   VALUES PRECEDED BY THE SYMBOL +(PLUS)
   OR -(MINUS) ARE IN VOLTS.

2. ⏚ GROUND RETURN.

3. CONNECT PINS OF UNUSED INTEGRATED CIRCUITS
   AS SHOWN IN THE TABLE.

IC'S	PINS	CONNECT TO
4	1,2	GRD
5	3	GRD
6	11	GRD

HIGHEST CAPACITOR, DIODE, INTEGRATED CKT, RESISTOR AND TRANSISTOR USED ON THIS DRAWING				
C31	CR15	IC20	R87	Q23
NOT USED				
C1-C4, C25,C26, C30	CR1	IC1-IC3	R1-R11, R65,R66, R78,R79	Q17

PART OF CPS 3

DATA TEST SET NO. 911NA

SD-73094-01-J3C

SD-73094-01-J3C

CPS 4
PART OF POWER SUPPLY

COMPONENT LIST

CAPACITOR

DESIG	CODE
C1	KS-19774,L5, .1
C2	KS-19774,L1, 1000PF
C3	KS-19774,L5, .1
C4	KS-19774,L5, .1

DIODE

DESIG	CODE
CR1	MOTOROLA, MDA 920A-2

INDUCTOR

DESIG	CODE
L1	BP-2657, 2.4UH, DELEVAN CORP., EAST AURORA, N.Y.

INTEGRATED CIRCUIT

DESIG	CODE
IC1	MOTOROLA, MC1460R
IC2	MOTOROLA, MC1463R
IC3	MOTOROLA, MC1460R

RESISTOR

DESIG	CODE
R1	KS-20616,L1A, 6810
R2	KS-20616,L1A, 18,200
R3	KS-14603,L1A, 1
R4	KS-20616,L1A, 4700
R5	KS-14603,L1A, 2.15
R6	KS-20616,L1A, 6810
R7	KS-20616,L1A, 16,900
R8	KS-20616,L1A, 6810
R9	KS-20616,L1A, 3480
R10	KS-20810,L1A, 1
R11	KS-20810,L1A, 51.1

TERMINAL

DESIG	CODE
E1-E8	MALCO MFG. CORP. 13009-13

SYMBOL
SHOWN IN FS

NOTES:

1. UNLESS OTHERWISE SPECIFIED:
RESISTANCE VALUES ARE IN OHMS,
CAPACITANCE VALUES ARE IN MICROFARADS,
VALUES PRECEDED BY THE SYMBOL + (PLUS)
OR - (MINUS) ARE IN VOLTS.

CPS 4

ISSUE 2D

DATA TEST SET NO. 911NA

SD-73094-01-J4

BELL TELEPHONE LABORATORIES
INCORPORATED

SHEET INDEX

CONTENTS	SHEET NO.
SHEET INDEX CIRCUIT NOTES EQUIPMENT NOTES INFORMATION NOTES	1
FS 1 APP FIG. 1	2

CIRCUIT NOTES:

101.

102.

FEATURE OR OPTION	APP FIG.	APP OR WRG	PROVIDE					
			QUANTITY-FACTORY FURNISHED OPTIONS					
			CODE					
			911P					
COMMON EQUIPMENT	1	1	1					

CIRCUIT NOTES: (CONT)

103.

	RECORD OF CHANGES						
CHANGED ON ISS	IF MARKINGS ON SET SPECIFY		SEE NOTE	USE			
	CODE	SERIES		STD	A&M	MD	

EQUIPMENT NOTES:

201.

INFORMATION NOTES:

301. TYPICAL ARRANGEMENT OF THE 911P EIA TEST ADAPTER.

| DWG ISSUE	EE OR CD ISSUED	DATE ISSUE		
1	1	10-31-74		

| SD-73112-01	1L02

AT&TCO STANDARD

DATA SYSTEMS STATION

EIA TEST ADAPTER NO. 911P
FOR USE WITH RS-232A,B OR C
INTERFACE CONNECTORS

② SD-73112-01-1
2 SHEETS

BELL TELEPHONE LABORATORIES
INCORPORATED

SD-73112-01-1

FS 1
EIA TEST ADAPTER

— APP FIG. 1 —

CORD DESIG	LOC	CODE	CORD DESIG	LOC	CODE
[3] —	2G1,2H1	P1N	CA1, CA2	2A0,2A1	M25A (MODIFIED)

E/W CONNECTOR

DESIG	LOC	CODE
P1	2A2	KS-19088,L2, E/W KS-19196,L2 HOOD
J1	2A0	KS-19087,L2, E/W KS-19196,L2 HOOD

JACK

DESIG	LOC	CODE
BA-T	2A0	KS-14523,L6
BA-DS	2A1	KS-14523,L7
BB-T	2B0	KS-14523,L6
BB-DS	2B1	KS-14523,L7
-V	2B1	KS-14523,L5
+V	2C0	KS-14523,L2
AB	2C0	KS-14523,L3
CF	2D0	KS-14523,L4
SCA	2D1	KS-14523,L1
SCF	2D1	KS-14523,L1
CB	2D1	KS-14523,L4
CC	2E1	KS-14523,L4
CE	2E1	KS-14523,L4

SWITCH

DESIG	LOC	CODE
BA	2A0	KS-19963,L1
BB	2B0	KS-19963,L1
CA+	2B0	KS-19963,L1
CA-	2C1	KS-19963,L1
CD	2C1	KS-19963,L1
LB	2A1	KS-19963,L1
SC	2D0	KS-19963,L6

CA1 J1 — CA2 P1
BA-T, BA SW, LB SW, BA-DS
BB-T, BB SW, BB-DS
-V
CA+ SW
+V, CA- SW
AB, CD SW
CF
P/O SC SW, SCA
P/O SC SW, SCF
CB
CC
CE
CORD
CORD
CORD

ISSUE 1

EIA TEST ADAPTER NO. 911P

SD-73112-01-2

BELL TELEPHONE LABORATORIES
INCORPORATED

6S

PRINTED IN U.S.A.